




# Integrated Design Ecosystem for Chiplets Heterogeneous Integration in Advanced Packaging Technology

Dr. Lihong Cao  
Sr Director  
ASE Inc

March 18<sup>th</sup>, 2025

# Semiconductor Industry Landscape



# Scaling for AI Era




□ AI drives new architecture integration ( Logic, Memory)

NEW EFFICIENCIES

Mismatch between compute and bandwidth leads to low system utilization.

Optimizing new architecture and integration technologies



# Chiplets and Heterogeneous Integration








- Drivers for on-package Chiplets---IP reuse, higher performance, higher yield and Lower cost
- Chiplets---Disaggregation & Integration


**Monolithic Chip: Scale SoC & Homogenous one die in a package**



**Chiplet: Split SoC & Heterogeneous multiple dies in a package**



D2D interconnect




**Off-package interconnect + simple package**

**On-package interconnect + more complex packages**





# Chipelets – Complex Integration Workflow






Key factors for more complex

- Functional modularity
- Physical modularity
- Interconnect
- Packaging
- Test and operations
- Supply chain




# Chiptlets Design Ecosystem


- ❑ Seamless Integration from Node/Board □ Package □ On-die
- ❑ Standardization for Chiptlets D2D and interoperation ( BoW, UCle, OpenHBI)
- ❑ Same Software, IP, and Subsystem to build scalable solutions



# ASE Packaging Technology for Heterogeneous Integration




# ASE Integrated Design Ecosystem (IDE)








# ASE Design Turkey Solution



# Key Takeaways





# Thank you

[aseglobal.com](http://aseglobal.com)