

How Automotive Functional Safety Is Disrupting Design Methodologies

Charles (Chuck) Alpert, Ph.D.

Fellow
Silicon Verification Group, Cadence

Agentic AI Focus

- Still doing automotive
- Hiring folks with both AI and EDA expertise
- Opportunities for academia / industry collaboration (Netcast TAB)
- Maybe I can give another talk at ISPD 2026??

Why www.ispd.cc?

✦ AI Overview

The `.cc` postfix for a website is the country code top-level domain (ccTLD) for the Cocos (Keeling) Islands, an Australian territory, though it's also used generically by many websites outside of that region. [🔗](#)

cc == cool conference

Major Growth Opportunity Unleashed by Automotive Innovation


AUTOMOTIVE ELECTRONICS MARKET



14%
OF NEW CARS
EVS

70+
SENSORS IN
CAR

- Connectivity
- Vehicle Management
- Predictive Maintenance



60%
OF NEW CARS
EVS

200+
SENSORS IN
CAR


- Autonomous Driving
- Next-Generation Infotainment
- Smart Vehicle Integration

STATISTA, 2023


SOURCE FORTUNE BUSINESS INSIGHTS, "2023 AUTOMOTIVE ELECTRONICS MARKET"

IEA, 2022

Automotive Market Trends



The Trend Toward Zonal Architecture



Cadence Automotive Offerings


Chipselets and IP




Functional Safety

4. Product development at the system level		7.P
4-5 General topics for the product development at the system level	4-7 System and item integration and testing	7
4-6 Technical safety concept	4-8 Safety validation	
5. Product development at the hardware level	6. Product development at the software level	
5-5 General topics for the product development at the hardware level	6-5 General topics for the product development at the software level	
5-6 Specification of hardware safety requirements	6-6 Specification of software safety requirements	
5-7 Hardware design	6-7 Software architectural design	
5-8 Evaluation of the hardware architectural metrics	6-8 Software unit design and implementation	
5-9 Evaluation of safety goal violations due to random hardware failures	6-9 Software unit verification	
5-10 Hardware integration and verification	6-10 Software integration and verification	
	6-11 Testing of the embedded software	


Digital Twins




Multiphysics



Power Management



ISO 26262: Road Vehicles – Functional Safety (FuSa)



Functional safety: The ability of a system to respond correctly to both expected and unexpected inputs to reduce the risk of accidents

ISO 26262: 700+ pages in 12 sections

FuSa adherence increases: Time, cost, testing, validation, documentation


How to Meet ASIL Standards

FIT (Failures in time): Number of failures per billion hours


SPFM (Single point fault metric): Fault ratio to measure design robustness

LFM (Latent fault metric): Same as SPFM but for multiple faults

ASIL	FIT	SPFM	LFM
QM	N/A	N/A	N/A
A	N/A	N/A	N/A
B	< 100	> 90%	> 60%
C	< 100	> 97%	> 80%
D	< 10	> 99%	> 90%



ASIL-Compliant FuSa Activities in HW Product Development Flow





Hardware Safety Mechanism Overview

Watchdog
Timers

Redundant
Logic

Safe
Shutdown
Circuits




Error
Correcting
Codes

Soft Error
Resilient
Flops



LBIST and
MBIST

Significant area overhead for safety mechanisms
Perhaps 40% for ASIL-B, 80% for ASIL-D


Dual and Triple Modular Redundancy



Hardware Redundancy (Dual-Core Lock Step or DCLS)



Parity



A Magic Trick

1	3	5	7	9	11	13	15	8	9	10	11	12	13	14	15
17	19	21	23	25	27	29	31	24	25	26	27	28	29	30	31
33	35	37	39	41	43	45	47	40	41	42	43	44	45	46	47
49	51	53	55	57	59	61	63	56	57	58	59	60	61	62	63
2	3	6	7	10	11	14	15	16	17	18	19	20	21	22	23
18	19	22	23	26	27	30	31	24	25	26	27	28	29	30	31
34	35	38	39	42	43	46	47	48	49	50	51	52	53	54	55
50	51	54	55	58	59	62	63	56	57	58	59	60	61	62	63
4	5	6	7	12	13	14	15	32	33	34	35	36	37	38	39
20	21	22	23	28	29	30	31	40	41	42	43	44	45	46	47
36	37	38	39	44	45	46	47	48	49	50	51	52	53	54	55
52	53	54	55	60	61	62	63	56	57	58	59	60	61	62	63

$$1 + 8 + 32 = 41$$

Each card is a parity bit

Additional bits for decoding and data correction



Measuring a Safety Mechanism Through Fault Injection

Main idea:

- Force incorrect behavior
- Simulate
- Compare to “good machine”

Three types of faults:

- Stuck at 1
- Stuck at 0
- Single-event upset



Possible Scenarios

- Fault is safe
- Fault propagated to FO and CO
- Fault propagate to FO but not CO
- Fault undetected

Example FMEDA (Failure Mode, Effects, and Diagnostic Analysis)

					SPFM	99.9%
Parts	Sub-Parts	Failure Mode	Safety Goal	λ_{perm} [FIT]	Safety Mechanisms	DC
CPU	AHB	Wrong transaction caused by a fault in the AHB interface	SG1	1.01E-02	SM1: DCLS	99.9%
CPU	Decoder	Incorrect instruction flow caused by a fault in the decode logic	SG1	3.92E-03	SM1: DCLS	99.9%
CPU	VIC	Unintended or missing interrupt request	SG1	1.70E-03	SM1: DCLS	99.9%
CPU	Register_bank_shadow	Wrong data caused by a fault in the register bank shadow	SG1	1.80E-02	SM1: DCLS	99.9%
CPU	Multiplier	Incorrect instruction execution caused by a fault in the multiplier	SG1	9.09E-03	SM1: DCLS	99.9%
CPU	Adder	Incorrect instruction execution caused by a fault in the adder	SG1	2.25E-03	SM1: DCLS	99.9%
CPU	Divider	Incorrect instruction execution caused by a fault in the divider	SG1	1.60E-03	SM1: DCLS	99.9%
CPU	Register_bank	Wrong data caused by a fault caused by a fault in the register bank	SG1	2.96E-02	SM1: DCLS	99.9%
CPU	Pipeline_ctrl	Incorrect instruction timing (too late) due to a fault in the pipeline control	SG1	2.93-E02	SM1: DCLS	99.9%
CPU	Branch_unit	Incorrect instruction flow caused by a fault in the branch logic (Wrong branch prediction affect timing)	SG1	1.04E-03	SM1: DCLS	99.9%
CPU	Fetch	Incorrect instruction flow caused by a fault in the fetch logic	SG1	1.83E-02	SM1: DCLS	99.9%
CPU	Cache	Wrong data cell caused by a cache fault	SG1	3.98E-01	SM1: DCLS	99.9%

Table 2: Simplified FMEDA table example referred to safety goal SG1 covered by dual-core-lockstep (DCLS)

Cadence Functional Safety Solution



Digital Implementation

Safety Mechanism Insertion and Implementation

Genus™
Safety Mechanism Insertion

Innovus™
Safety Mechanism Implementation

Conformal®
Safety Mechanism Insertional Verification

Cadence Modus
DFT Insertion

Pegasus™
Physical Safety Checks

Digital Safety Verification

Digital Fault Campaigns

Verisium™ Safety
Digital Fault Campaign Management

Jasper® Safety
Fault Pruning and static analysis

Xcelium™ Safety
Concurrent and Serial Fault Simulation

Palladium® Safety
Fault Emulation

Verisium™ Debug
Fault Debugging and analysis

Analog Safety Verification

Analog/MS Safety Design and Fault Campaigns

Virtuoso® Studio
Custom Analog/MS and RF IC Design Platform


Virtuoso® ADE Assembler
Analog/MS Fault Campaign Management

Virtuoso® ADE Verifier
Analog/MS Verification Cockpit


Legato®
Fault Simulation and Coverage Analysis

Spectre®
Core Simulation Platform

Digital Fault Classification Solution



Implementing Safety Mechanisms (TMR Example)



Synthesis

Inserts voting logic
Protects user-inserted TMR

Logic Equivalence

TMR equivalency checks

Place and Route


Spacing constraints for flops
Clock isolation

DRC Checks

Checks constraint implementation

Physical Safety Constraints


Spacing




Violation.



OK.




Clock Isolation




Flexible Region Spacing for Dual-Core Lock Step (DCLS)


Rectilinear Regions




Flexible Region



Hardware Redundancy (Dual-Core Lock Step or DCLS)




Unconstrained Placement Example



- Red: Primary
- Blue: Shadow
- Green: Input Delay Bank
- Yellow: Output Delay Bank
- Pink: Compare


Key Idea: DCLS Spacing Constraints






Placement Innovation Required



1. Make delay banks tight and tiny
2. Treat them like floating regions
3. No placement / shadow constraints
4. Create specialized keep-out areas




Example Wiring and Buffering Constraints for DCLS




These limitations can be disruptive and distressing
(painful)

Internal Nets Constraints Example: Overconstrained?



This should be allowed

Handling Routing and Buffering Issues



- Pre-insert small isolation buffers
- All wires in delay bank are super short
- Wire coupling extremely unlikely
- Most buffering / wiring constraints are ignorable



Summary

Functional safety mechanisms can occur big design costs

Physical implementation approach matters for PPA

Proposed a new safety case for DCLS


No metric of safety of a physical design



cādence®

cādence®

Building the Intelligent Systems of Tomorrow



cādence®

© 2025 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.