



International Symposium
on Physical Design



UCLA

International Symposium on Physical Design 2025

Abutable Analog Cell Library and Automatic AMS Layout

Tianjia Zhou¹, Cheng Chang¹, Li Huang², Jingyun Gu², Zexin Ji³, Xiangyang Liu⁴, Hailang Liang⁵, Zhanfei Chen⁵, Ting-Jung Lin⁵, Song Wang⁴, Na Bai⁴, Zhengping Li⁴, **Lei He¹**

¹University of California, Los Angeles




I. Background and Motivation

- Digital APR and standard cells
- Motivation
- Standard cells for analog circuits

Physical Design: Analog and Digital


Digital:

- Fully automated
- Market proven APR tools (Innovus, ICC, NitroSoC....)
- Easy to adjust, modify, improve
- Large number of transistors, short time, low cost
- Algorithm-driven




Analog:

- Mainly customly designed
- Difficult to make changes
- Small number of transistors, large amount of time and cost
- Experience-driven




Foundation of digital APR: Standard Cells



- Standard cells are “standard” in that:
 1. Uniform height, shared power/ground rails
 2. Regular width: $N \times \text{Site}$
 3. Pins on uniformly-distributed tracks
 4. Uniform PnR granularity (Site & Pitch)
 5. **Abutable** in any direction (No DRC/LVS violation)
- Compactly placed into a row-based array

Motivation

- Start PnR with analog “standard cells” instead of Pcells
- Acells: abutable Pcells
- Amacro for abutable macros.

- Abuttability + regular width and height  DRC clean
- Abuttability with standard cells, ideal for mixed signal circuits.



II. Acells and Automatic AMS Layout

- Existing Work: Stem Cells
- Acell Improvements
- Automatic Acell generation
- Place and Route with Acells



Existing Work: Stem Cell

1. Take the simplest standard cell: inverter

2. Remove 1 transistor

3. Create Pins

[Wei & Murmann, TVLSI 2021]



[Wei & Murmann, TVLSI 2021]


Acell Improvement: Variable Channel Length (L)

1. All transistors in Std and Stem Cells use the same L (usually minimum L)

- polys align perfectly when abutted vertically
- not feasible in analog cases


2. Shortend gate polys + active region moved towards center.

- polys have enough spacing when abutted vertically
- reduced gate resistance




Acell Improvement: Area Reduction


- Half of the area is wasted: low area efficiency
- Maximum allowed FW small: large NF needed for ultra wide device



- Rectilinearly reshaped N/P Well and N/P implanted region
- Buffers added **optionally** to maintain abutability




Abuttability of Acells with buffers




Acell: Pins on Track

- Gate, Source, Drain pins on standard routing tracks.
- Easier routing
- Easier for automatic cell generation



Acell Area Assessment




- Randomly generate 2000 parameters, compare area consumption
 - $NF \in [2, 100]$
 - $L \in [30n, 1\mu]$
 - $FW \in [100n, 1\mu]$
- In 28nm 9-track tech, Acells cost $\sim 1.3x$ area than directly using Pcell
 - Stem cells have a relative constant ratio of ~ 2
- Expected to be more area efficient when scaling down
- ~ 1 if FW is small and NF is large

Global Area and Cell Area

- Acells waste 30% area than Pcells ?
 - Wasted area mainly comes from “doubling NF to accomodate large FW”
 - Almost no area wasted if FW is near the maximum -> Can be optimized during schematic design
- Acell-based layouts have comparable area with Pcell-based:
 - Abuttability and regularity enables easy placement optimization
 - Dummy structures can be merged


Acell Automatic Generation

- Continuous change in finger width (FW) and channel length (L) => Large number of Acells needed for one PDK
- Acell = Pcell + redundant complementary layers + packaging
 1. Start with a Pcell
 2. Add P/G rails, complementary layers, and metal shapes reserved for the pins
 3. Replicate for NF times
 4. Add side buffering structures (optional)
 5. Add Vias and label the pins.
- each cell 7~8 min (python+SKILL),
~10 sec (C++)
- **Generate >10K cells for a PDK within hours**




Placing and Routing with Acells

- Direct use of digital APR tools
- Connectivity described using gate-level verilog
- PnR engine place and route all the cells
- TAP and FILLER added automatically
- Mismatch/Symmetry can be respected through hierarchy PnR



Place and Route Flow






III. Experiments and Discussions

- Verified in 65nm and 28nm PDKs
- PnR used Cadence Innovus


Experiments: Comparator



- Two branches are symmetrical using hierarchical PnR
- Output nodes are set to have top PnR priority
- Digital cells and Acells are PnRed simultaneously


Symmetry-Speed Trade-off

- One-time PnR results in more compact layout ($5.88\mu m \times 3.6\mu m = 21.168\mu m^2$)
 - faster speed: delay ~ 50 ps
 - larger offset: $V_{offset} \sim -2.55$ mV
- Hierarchical PnR results in more symmetric layout ($8.26\mu m \times 3.6\mu m = 29.736\mu m^2$)
 - slower speed: delay ~ 60 ps
 - smaller offset: $V_{offset} \sim 1.52$ mV



Experiment: PGA


generated layout with Acells



$$207\mu\text{m} \times 200\mu\text{m} = 41400 \mu\text{m}^2$$

- The large capacitor Acells are manually optimized after initial placement by Innovus
- Comparable total area with manual layout, but better aspect ratio

manual layout with Pcells




$$110\mu\text{m} \times 373\mu\text{m} = 41030 \mu\text{m}^2$$

Experiment: POR (65nm industrial case)


- Resistor Acell array is placed first and dummy structures merged

generated layout with Acells



$$63\text{um} \times 104\text{um} = 6552 \text{ um}^2$$

manual layout with Pcells



$$49\text{um} \times 132\text{um} = 6468 \text{ um}^2$$

Place and Route Summary

Table 1: Summary of Place and Route performances

| Circuit | # of cells | PnR time (sec) | Total Routing Wire (μm) | Layout area (μm^2) |
|------------|------------|----------------|--------------------------------|---------------------------|
| Comparator | 20 | 69.9 | 77.75 | 29.808 |
| Opamp | 12 | 70.9 | 75.76 | 65.52 |
| S/H | 12+3 | 36.3 | 108.355 | 408.24 |
| PLL | 39 | 74.6 | 122.472 | 274.88 |
| PGA | 338+100 | 208 | 9566 | 41442 |
| POR | 866 + 200 | 132 | 5174 | 6589 |

- All PnR completed within minutes
- All layouts generated are DRC/LVS clean

Conclusions and Future Work

Conclusions

- Acells: abutable Pcells, analog counterpart for digital std cells
- Acell generation is fully automated
- Full layouts have comparable area with manual layouts

Future Work

- Improved cell: almost no overhead area consumption at cell level
- Multi-row cell: improved performance on ultra-wide transistors



International Symposium
on Physical Design



UCLA

International Symposium on Physical Design 2025

Thank You


zhoutj@g.ucla.edu

Tianjia Zhou¹, Cheng Chang¹, Li Huang², Jingyun Gu², Zexin Ji³, Xiangyang Liu⁴, Hailang Liang⁵, Zhanfei Chen⁵, Ting-Jung Lin⁵, Song Wang⁴, Na Bai⁴, Zhengping Li⁴, **Lei He**¹

¹University of California, Los Angeles

Acells for Passive Units

Acell for cfmom cap



- Example: CFMOM Capacitor Acell
- Pcell at the core
- Surrounded with dummy standard cells (e.g. Filler, Tap)
 - Legal place and route boundary
 - Abutability
 - Isolation
- Dummy cells can be merged when abutting with other passive unit Acells

Manual layout and simulation results

- Comparable total area consumption with manual layout
- Affordable extra delay in signal generation

Transient waveform of output reset signal during VDD charging

