


My Journey in EDA

Martin D. F. Wong
Hong Kong Baptist University


History of ISPD

Predecessors


- ACM SIGDA Physical Design Workshop: 1987, 1989, 1991, 1993, 1996
- MCNC Layout Synthesis Workshop: 1988, 1990, 1992




1990



1992



1993













1996

History of ISPD

Annual Symposium 1997-Present

1997-2008



Souvenirs



1998



1999



2000



2001

ISPD 1999

TPC Chair: Martin Wong

General Chair: Majid Sarrafzadeh

Lucky Draw!




IBM Thinkpad 310




Thickness: 2 Inches!
2X of Surface Pro + MacBook Air

My Background



Prof. C. L. Liu was my PhD Supervisor



1988



Several chapters in my PhD thesis were on “Simulated Annealing for VLSI Design”

Did my Math background influence my research?

- Yes, it indirectly influenced my research style and approach
- Will present some unpublished observations/results in EDA influenced by 3 concepts in mathematics
 - Rational numbers vs Real numbers
 - Geometry
 - Elementary Proof

Example 1

Rational Numbers vs Real Numbers

- **Infinity:** Countable and Uncountable
- 1,2,3,4, (Countable)
- 0,-1,1,-2,2, (Countable)
- Rational numbers (p/q) is **countable!**
- Real numbers are **uncountable!**
- Rational numbers are **dense** in **R**

	1	2	3	4	5	6	7	8	...
1	$\frac{1}{1}$	$\frac{1}{2}$	$\frac{1}{3}$	$\frac{1}{4}$	$\frac{1}{5}$	$\frac{1}{6}$	$\frac{1}{7}$	$\frac{1}{8}$...
2	$\frac{2}{1}$	$\frac{2}{2}$	$\frac{2}{3}$	$\frac{2}{4}$	$\frac{2}{5}$	$\frac{2}{6}$	$\frac{2}{7}$	$\frac{2}{8}$...
3	$\frac{3}{1}$	$\frac{3}{2}$	$\frac{3}{3}$	$\frac{3}{4}$	$\frac{3}{5}$	$\frac{3}{6}$	$\frac{3}{7}$	$\frac{3}{8}$...
4	$\frac{4}{1}$	$\frac{4}{2}$	$\frac{4}{3}$	$\frac{4}{4}$	$\frac{4}{5}$	$\frac{4}{6}$	$\frac{4}{7}$	$\frac{4}{8}$...
5	$\frac{5}{1}$	$\frac{5}{2}$	$\frac{5}{3}$	$\frac{5}{4}$	$\frac{5}{5}$	$\frac{5}{6}$	$\frac{5}{7}$	$\frac{5}{8}$...
6	$\frac{6}{1}$	$\frac{6}{2}$	$\frac{6}{3}$	$\frac{6}{4}$	$\frac{6}{5}$	$\frac{6}{6}$	$\frac{6}{7}$	$\frac{6}{8}$...
7	$\frac{7}{1}$	$\frac{7}{2}$	$\frac{7}{3}$	$\frac{7}{4}$	$\frac{7}{5}$	$\frac{7}{6}$	$\frac{7}{7}$	$\frac{7}{8}$...
8	$\frac{8}{1}$	$\frac{8}{2}$	$\frac{8}{3}$	$\frac{8}{4}$	$\frac{8}{5}$	$\frac{8}{6}$	$\frac{8}{7}$	$\frac{8}{8}$...
:	:								



Every interval contains at least one rational number!



Floorplan Design

Pack modules on a rectangular chip to optimize total area, interconnect cost and other performance measure.


Module:

- Hard modules
- Soft modules


Connectivity:



Algorithm



Slicing Floorplan



Slicing Tree

2 3 * 1 + 4 5 + 6 7 * + *

Polish Expression

DAC 1986
PDW 1987

Algorithm

1 2 * 3 + 4 * 5 +

M1

1 2 * 4 + 3 * 5 +

M3

1 2 * 4 + 3 5 * +

M3

1 2 * 4 3 + 5 * +

M3

1 2 * 4 3 5 + * +

M2

1 2 + 4 3 5 + * +

M2

1 2 + 4 3 5 * + *

5	
3	4
1	2

5	
4	3
1	2

3	5
4	
1	2

3	5
4	
1	2

	5
4	3
1	2

4	5
	3
2	
1	

2	3	5
1	4	

Results for Soft Blocks

Experimental results => slicing is good for soft modules


<i>Circuit</i>	<i>No. of Modules</i>	<i>runtime(s)</i>	<i>deadspace(%)</i>
apte	9	0.31	0.74
xerox	10	0.38	0
hp	11	0.45	0
ami33	33	3.22	0.01
ami49	49	6.93	0.13

*all modules have aspect ratio between 0.5 and 2

Results for Hard Blocks

MCNC benchmark	Problem Size	Fast-SP Area	ECBL Area	Enhanced Q-seq Area	TBS Area	Enhanced O-tree Area	Slicing Area
apte	9	46.92	45.93	46.92	47.44	46.92	46.92
xerox	10	19.80	19.91	19.93	19.78	20.21	20.20
hp	11	8.947	8.918	9.03	8.48	9.16	9.03
ami33	33	1.205	1.192	1.194	1.196	1.242	1.183
ami49	49	36.5	36.70	36.75	36.89	37.73	36.24

- Excellent results by slicing for the largest MCNC benchmarks (Cheng, Deng, Wong, ASPDAC 2005)



Can we mathematically explain these excellent empirical results?

Theoretical Analysis

Theorem [Young and Wong ISPD-97]

Given a set of **soft blocks** of total area A_{total} , maximum area A_{max} and shape flexibility $r \geq 2$, there exists a slicing floorplan F of these blocks such that:


$$area(F) \leq \min \left\{ \left(1 + \frac{1}{\sqrt{r}}\right), \frac{5}{4}, (1 + \alpha) \right\} A_{total}$$

where $\alpha = \sqrt{\frac{2A_{max}}{rA_{total}}}$

Can we do better?

Conjecture: For each non-slicing floorplan, there exists a slicing floorplan with “similar” **area** and **topology**.

Are slicing floorplans
“dense” ?




slicing floorplan

Wheel Floorplans with Squared Blocks


Lemma Given any wheel floorplan with 5 **squared blocks**, there is a “neighboring” slicing floorplan with equal/smaller area.

- It is not possible that $x_1 > x_2$ and $x_2 > x_3$ and $x_3 > x_4$ and $x_4 > x_1$. Otherwise, $x_1 > x_1$!
- We may assume $x_1 \leq x_2$. It is easy to see that there is a “neighboring” slicing floorplan which is smaller!




Tightly Packed Wheel Floorplans

- Tightly packed wheel floorplans
 - 5 blocks: A, B, C, and D are identical; E is a square
 - $0 \leq x \leq 1$; block aspect ratio is in $[1/2, 2]$
- When $0 \leq x < 0.783$
 - There is a neighboring slicing floorplan with area **at most 1.77% larger**



Tightly Packed Wheel Floorplans


- When $0.783 \leq x \leq 1$
 - The neighboring slicing floorplan can be packed with **zero dead-space**



Conjecture is still open

Conjecture: For each non-slicing floorplan, there exists a slicing floorplan with “similar” **area** and **topology**.


Are slicing floorplans
“dense” among all floorplans
like rational numbers are dense
among real numbers?



Example 2


Geometry Helps

- Pythagoras Theorem




$$a^2 + b^2 = c^2$$


- Geometric Proof!




Interconnect Optimization



Wire Model




Buffer Model




Elmore Delay Model

Wire Sizing

- Fixed set of allowable wire widths: $h_1, h_2, h_3, \dots, h_n$
- For continuous wire width, see closed form solution in PDW-96 (last PDW) and ISPD-97 (first ISPD)




Wire Sizing



$$d = \frac{1}{2} \mathbf{x}^T \mathbf{A} \mathbf{x} + \mathbf{b}^T \mathbf{x} + R_D C_L$$

Ellipsoid!

Wire Sizing and Buffer Insertion



$$d = \frac{1}{2} \mathbf{x}^T \mathbf{A} \mathbf{x} + \boldsymbol{\rho}^T \mathbf{x} + \sum_{k=0}^m r_{B_k} c_{B_{k+1}} + \sum_{k=1}^m d_{B_k}$$

Ellipsoid!

Mathematical Formulation

Wire Sizing

$$d = \frac{1}{2} \mathbf{x}^T \mathbf{A} \mathbf{x} + \mathbf{b}^T \mathbf{x} + R_D C_L$$

$$\begin{aligned} &\text{minimize} && \frac{1}{2} \mathbf{x}^T \mathbf{A} \mathbf{x} + \mathbf{b}^T \mathbf{x} \\ &\text{subject to} && x_1 + \cdots + x_n = L \\ &&& x_i \geq 0 \text{ for } 1 \leq i \leq n \end{aligned}$$


Wire Sizing and Buffer Insertion

$$d = \frac{1}{2} \mathbf{x}^T \mathcal{A} \mathbf{x} + \boldsymbol{\rho}^T \mathbf{x} + \sum_{k=0}^m r_{B_k} c_{B_{k+1}} + \sum_{k=1}^m d_{B_k}$$

$$\begin{aligned} &\text{minimize} && \frac{1}{2} \mathbf{x}^T \mathcal{A} \mathbf{x} + \boldsymbol{\rho}^T \mathbf{x} \\ &\text{subject to} && x_1 + \cdots + x_{(m+1)n} = L \\ &&& x_i \geq 0 \text{ for } 1 \leq i \leq (m+1)n \end{aligned}$$

Tangent point is the solution


True only when L
is not too small




P1: $X_1 + X_2 = L$

Figure 2.1.2

Tangent points and ellipsoid center all lie on the same line for all line length L



Tangent point may not be a physical solution when L is too small



- For all $L \geq L_0$, all tangent points are physical solutions
- Solutions for various L are **linearly scaled** for $L \geq L_0$
- **Closed form solution** can be derived!


Example 3

Elementary Proof


- A mathematical proof that only uses “**basic**” techniques
- Prime Number Theorem:

$$\pi(x) \sim \frac{x}{\log x} \quad \text{where } \pi(x) \text{ is the \# of primes } \leq x$$

- First proof in 1896 by Hadamard and de la Vallee Poussin using sophisticated complex analysis (e.g., Riemann Zeta function)
- First **elementary proof** without using complex analysis was done in 1949 by Selberg and Erdos.




Wire-Sizing for Delay Minimization



1996 ACM SIGDA Physical Design Workshop


Elmore Delay



Theorem. Let f be an optimal wire-sizing function.

We have

$$f^2(x) = \frac{r_0(C_L + c_0 \int_x^{\mathcal{L}} f(t) dt)}{c_0(R_d + r_0 \int_0^x \frac{1}{f(t)} dt)} = \frac{r_0 \mathcal{C}(x)}{c_0 \mathcal{R}(x)}$$



$\mathcal{C}(x)$ = Downstream Capacitance

$\mathcal{R}(x)$ = Upstream Resistance


Theorem. Let $f(x)$ be an optimal wire-sizing function.

We have

$$f''(x)f(x) = f'(x)^2$$

- This differential equation has closed-form solution!


Optimal Wire-Sizing Function



Any **elementary proof** that exponential wire shape is optimal?

- Calculus of Variation (Fishburn and Schevon 1995)
- Ordinary Differential Equation (Chen and Wong 1996)
- Can we do it without using Calculus?

Elementary Proof



Proof Sketch

1. $w_1 \geq w_2 \geq \dots \geq w_n$
2. Uniform delay at each segment ($d_1 = d_2 = d_3 = \dots = d_n = d$)
3. $w_2/w_1 = w_3/w_2 = \dots = w_{n-1}/w_n = d/(d+h)$ where $h = L/n$
4. $d/(d+h) = D/n / (D/n + L/n) = D/(D+L) = r < 1$
5. $w_i = r^{n-i} w_n = K r^{n-i}$
6. As $n \rightarrow \infty$, $w(x) = K r^{L-x} = A e^{-Bx}$

Step 3

$$D = R (w_1 + w_2 + \dots + w_n + C)$$

(1) $+1/x_1 (x_2 + x_3 + x_4 + C) \quad (= d)$

(2) $+1/x_2 (x_3 + x_4 + C) \quad (= d)$

(3) $+1/x_3 (x_4 + C) \quad (= d)$

(4) $+ C/x_4 \quad (= d)$

Rewrite (2): $d = x_1/x_2 (x_3/x_1 + x_4/x_1 + C/x_1)$


Sub into (1): $d = (1+d) x_2/x_1 \rightarrow x_2/x_1 = d/(1+d)$

Rewrite (3): $d = (x_4/x_2 + C/x_2) x_2/x_3$

Sub into (2): $d = (1+d) x_3/x_2 \rightarrow x_3/x_2 = d/(1+d)$

Rewrite (4): $d = C/x_4 = x_3/x_4 (C/x_3)$

Sub into (1): $d = x_4/x_3 (1+d) \rightarrow x_4/x_3 = d/(1+d)$



Conclusion

- My math background had indirectly influenced my research style and approach
- Presented some unpublished observations/results
- Three 3 examples
 - Rational numbers vs Real numbers → Slicing floorplans vs All floorplans
 - Geometry helps → Geometric approach to interconnect optimization
 - Elementary proof → Exponential wire shape is optimal

The End