


Analog Synthesis – The Deterministic Way

Helmut Graeb

Technical University of Munich

Chair of Electronic Design Automation

ISPD'22 - invited





Two Main Issues in Analog Design



- Circuit simulation is extremely expensive
 - Several minutes for one simulation, e.g., ~5 min per simulation → ~80 hours per 1000 simulations
- Design knowledge is ubiquitous (physics!) and implicit
 - Symmetry, matching, transistor operating region, alignment, common centroid, ...
- How many simulations does a design tool need?
- How comprehensively and fast are constraints set up?

Analog EDA Types of Focus

- Statistical focus („machine learning“)
 - Learning inherent in algorithm
 - Learned knowledge stays hidden (brain -> neural net)
 - Huge simulation cost (natural evolution)
- Module focus
 - „Silicon compiler“
 - Implementation slow, execution fast
 - Does not scale, low reusability (just one circuit)
- Deterministic focus
 - White-box knowledge in analog cell library
 - Automatic set-up of design objectives/constraints
 - Guided/bounded optimization/construction/enumeration
 - Low simulation cost




© IEEE Elshawy, Dessouky et al. Multi-device layout templates for nanometer analog design, IDG 2014



Two Deterministic-Focus Approaches


- Statistical design
- Functional building block library



$$pdf(\mathbf{x}_s) = \frac{1}{\sqrt{2\pi}^{n_{xs}} \sqrt{\det \mathbf{C}}} \exp\left(-\frac{1}{2}\beta^2(\mathbf{x}_s)\right) \quad \beta^2(\mathbf{x}_s) = (\mathbf{x}_s - \mathbf{x}_{s,0})^T \mathbf{C}^{-1}(\mathbf{x}_s - \mathbf{x}_{s,0})$$

- Yield Y : percentage of circuits satisfying performance spec
- Integral of probability density pdf over acceptance region A_S
- Statistical approach: Monte Carlo analysis
- Huge number of simulations (rare event analysis task)

Deterministic characterization of rare event problem




$$pdf(\mathbf{x}_s) = \frac{1}{\sqrt{2\pi}^{n_{xs}} \sqrt{\det \mathbf{C}}} \exp\left(-\frac{1}{2}\beta^2(\mathbf{x}_s)\right) \quad \beta^2(\mathbf{x}_s) = (\mathbf{x}_s - \mathbf{x}_{s,0})^T \mathbf{C}^{-1}(\mathbf{x}_s - \mathbf{x}_{s,0})$$

- Point of highest probability (density) to violate the spec
- Nonlinear optimization problem
- Immediate yield value: $Y' = \int_{-\infty}^{\beta_w} (1/\sqrt{2\pi}) \exp(-t^2/2) dt$
- Gradient for optimization, tool

Worst-case distance



Yield




Two Deterministic-Focus Approaches

- Statistical design
- Functional building block library

- Basic current mirrors, differential stage, sizing constraints
- Automatic netlist analysis (subgraph isomorphism search)
- Automatic sizing





Deterministic Placement Approach



- Automatic placement constraints and placement plan
- Placement enumeration of small transistor groups
- Constraint-compliant vertical and horizontal merging of B*-trees bottom-up according to hierarchical placement plan
- B*-tree $\rightarrow$ horizontal/vertical constraint graph $\rightarrow$ ILP $\rightarrow$ x-/y-coordinates

Functional Block Library for Opamp Design



- Functional block $\leftrightarrow$ structural block == one $\leftrightarrow$ many
- Initial sizing by interlinkable hierarchical equations
- Structural synthesis

Conclusion: Do's and Don'ts for Analog EDA

- Don't hide analog design knowledge in (human or machine) neural networks
- Don't code the design of every analog circuit type from scratch
- Do capture the design knowledge of small building blocks with disseminator capacity in analog cell libraries
- Do tools for library- and netlist-driven automatic set up of constraints and objectives
- Do design tools based on guided optimization, construction and bounded enumeration

References

- (1) Alan Hastings. 2001. The Art of Analog Layout. Pearson, ISBN 978-0-130-87061-2.
- (2) Jens Lienig, Juergen Scheible. 2020. Fundamentals of Layout Design for Electronic Circuits. Springer, ISBN: 978-3-030-39283-3, <https://link.springer.com/book/10.1007/978-3-030-39284-0>.
- (3) Kurt Antreich, Sorin Huss. 1984. An interactive optimization technique for the nominal design of integrated circuits. *IEEE Trans. Circuits and Systems (TCAS)*, <https://ieeexplore.ieee.org/document/1085475>.
- (4) Kurt Antreich, Peter Leibner, Fritz Poernbacher. 1988. Nominal design of integrated circuits on circuit level by an interactive improvement method. *IEEE Trans. Circuits and Systems (TCAS)*, <https://ieeexplore.ieee.org/document/9913>.
- (5) Roger Fletcher. 2000. Practical Methods of Optimization, 2nd edition. Wiley.
- (6) Kurt Antreich, Helmut Graeb. 1991. Circuit optimization driven by worst-case distances. *ACM/IEEE Int. Conf. Computer-Aided Design (ICCAD)*, <https://ieeexplore.ieee.org/document/185221>.
- (7) Helmut Graeb, Claudia Wieser, Kurt Antreich. 1993. Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances. *ACM/IEEE Design Automation Conference (DAC)*, <https://ieeexplore.ieee.org/document/1600208>.
- (8) Kurt Antreich, Helmut Graeb, Claudia Wieser. 1994. Circuit analysis and optimization driven by worst-case distances. *IEEE Trans. Computer-Aided Design (TCAD)*, <https://ieeexplore.ieee.org/document/273749>.
- (9) Helmut Graeb. 2020. Mathematical Methods of Circuit Design. <https://mediatum.ub.tum.de/doc/1086708/1086708.pdf>.
- (10) Helmut Graeb. 2007. Analog Design Centering and Sizing. Springer, ISBN 978-1-4020-6003-8, <https://link.springer.com/book/10.1007/978-1-4020-6004-5>.
- (11) Kurt Antreich, Josef Eckmueller, Helmut Graeb, Michael Pronath, Frank Schenkel, Robert Schwencker, Stephan Zizala. 2000. WiCkeD: Analog circuit synthesis incorporating mismatch. *IEEE Custom Integrated Circuits Conf. (CICC)*, <https://ieeexplore.ieee.org/document/852720>.
- (12) MunEDA GmbH, <https://www.muneda.com/>.
- (13) Helmut Graeb, Stephan Zizala, Josef Eckmueller, Kurt Antreich. 2001. The sizing rules method for analog integrated circuit design. *ACM/IEEE Int. Conf. Computer-Aided Design (ICCAD)*, <https://ieeexplore.ieee.org/document/968645>.
- (14) Tobias Massier, Helmut Graeb, Ulf Schlichtmann. 2008. The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis. *IEEE Trans. Computer-Aided Design (TCAD)*, <https://ieeexplore.ieee.org/document/4670074>.
- (15) Robert Schwencker, Josef Eckmueller, Helmut Graeb, Kurt Antreich. 1999. Automating the sizing of analog CMOS circuits by consideration of structural constraints. *Design, Automation and Test in Europe Conference*, <https://ieeexplore.ieee.org/document/761141>.
- (16) Daniel Mueller-Gritschneider, Helmut Graeb, Ulf Schlichtmann. 2009. A Successive Approach to Compute the Bounded Pareto Front of Practical Multi-Objective Optimization Problems. *SIAM Journal on Optimization (SIOP)*, <https://epubs.siam.org/doi/10.1137/080729013>.
- (17) Daniel Mueller-Gritschneider, Helmut Graeb. 2010. Computation of yield-optimized Pareto fronts for analog integrated circuit specifications. *Design, Automation & Test in Europe Conf. (DATE)*, <https://ieeexplore.ieee.org/document/5456971>.
- (18) Guido Stehr, Helmut Graeb, Kurt Antreich. 2007. Analog Performance Space Exploration by Normal-Boundary Intersection and by Fourier-Motzkin Elimination. *IEEE Trans. Computer-Aided Design (TCAD)*, <https://ieeexplore.ieee.org/document/4305258>.
- (19) Michael Pehl, Helmut Graeb. 2011. An SQP and Branch-and-Bound Based Approach for Discrete Sizing of Analog Circuits, In: *Advances in Analog Circuits*, Esteban Tlelo-Cuautle (Ed.). InTech, ISBN: 978-953-307-323-1, <https://cdn.intechopen.com/pdfs/13839.pdf>.
- (20) Michael Eick, Martin Strasser, Kun Lu, Ulf Schlichtmann, Helmut Graeb. 2011. Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits. *IEEE Trans. Computer-Aided Design (TCAD)*, <https://ieeexplore.ieee.org/document/5689366>.
- (21) Martin Strasser, Michael Eick, Helmut Graeb, Ulf Schlichtmann. 2011. Deterministic Analog Placement by Enhanced Shape Functions. In: *Analog Layout Synthesis – A Survey of Topological Approaches*, Springer, https://link.springer.com/chapter/10.1007%2F978-1-4419-6932-3_3.
- (22) Martin Strasser, Michael Eick, Helmut Graeb, Ulf Schlichtmann, Frank Johannes. 2008. Deterministic Analog Circuit Placement using Hierarchically Bounded Enumeration and Enhanced Shape Functions, *ACM/IEEE Int. Conf. Computer-Aided Design (ICCAD)*, <https://ieeexplore.ieee.org/document/4681591>.
- (23) Helmut Graeb (Editor). 2011. Analog Layout Synthesis – A Survey of Topological Approaches. Springer, ISBN: 978-1-4419-6931-6, <https://link.springer.com/book/10.1007/978-1-4419-6932-3>.
- (24) Michael Zwerger, Maximilian Neuner, Helmut Graeb. 2017. Analog Power-Down Synthesis, *IEEE Trans. Computer-Aided Design of Integrated Circuits (TCAD)*, <https://ieeexplore.ieee.org/document/7922518>.
- (25) Maximilian Neuner, Helmut Graeb. 2020. Hierarchical Analog Power-Down Synthesis, *IEEE Int. Conf. Electronics, Circuits, and Systems (ICECS)*, <https://ieeexplore.ieee.org/document/9294889>.
- (26) Inga Abel, Maximilian Neuner, Helmut Graeb. 2020. A Functional Block Decomposition Method for Automatic Op-Amp Design, *arxiv.org*: <https://arxiv.org/abs/2012.09051>.
- (27) Inga Abel, Maximilian Neuner, Helmut Graeb. 2021. A Hierarchical Performance Equation Library for Basic Op-Amp Design, *IEEE Transactions on Computer-Aided Design of Integrated Circuits (TCAD)*, <https://ieeexplore.ieee.org/document/9502924>. Preprint under: <https://arxiv.org/abs/2012.09088>.
- (28) Inga Abel, Maximilian Neuner, Helmut Graeb. 2021. COPRICS: COntstraint-PRogrammed Initial Circuit Sizing. *Integration – the VLSI Journal*, <https://www.sciencedirect.com/science/article/abs/pii/S0167926020302819>.
- (29) Inga Abel, Helmut Graeb. 2021. FUBOCO: Structure Synthesis of Basic Op-Amps by FUnctional BLOck Composition, *arxiv.org*: <https://arxiv.org/abs/2101.07517>. Related open-source synthesis software under: <https://github.com/inga000/acst>.

*Specification of
performance constraints
and opamp type*

Specs #	1	2	3	4	5	6	7
Op-amp type	Single-output			Fully-differential		Complementary	
Bias current (μA)	10	100	10	100	100	100	100
Load Capacitance (pF)	20	20	20	20	20	20	20
Supply voltage (V)	5	5	5	5	5	5	5
Gate-area ($10^3 \mu\text{m}^2$)	≤ 15	≤ 5	≤ 5	≤ 50	≤ 20	≤ 15	≤ 5
Quiescent power (mW)	≤ 15	≤ 8	≤ 5	≤ 25	≤ 15	≤ 10	≤ 5
Phase Margin ($^\circ$)	≥ 60	≥ 60	≥ 80	≥ 60	≥ 60	≥ 60	≥ 60
CMRR (dB)	≥ 70	≥ 70	≥ 70	≥ 80	≥ 80	≥ 80	≥ 80
CMIR (V)	2-3	1.5-3.5	1.5-3.5	2-3	2-3	-	-
Open-loop gain (dB)	≥ 80	≥ 70	≥ 45	≥ 70	≥ 60	≥ 70	≥ 70
Unity-gain bandwidth (MHz)	≥ 2.5	≥ 10	≥ 10	≥ 2.5	≥ 10	≥ 2.5	≥ 10
Slew rate ($\frac{\text{V}}{\mu\text{s}}$)	≥ 3.5	≥ 20	≥ 20	≥ 3.5	≥ 15	≥ 3.5	≥ 15
Output voltage swing (V)	1.5-3.5	1.5-3.5	1-4	2-3	1.5-3.5	1.5-3.5	1-4

*

Topology type

Topologies

First stage type	simple a_s		folded-cascode a_{fc}		telescopic a_{tel}		symmetrical a_{sym}	# topologies fulfilling Specs / all topologies)
# stages	1	2	1	2	1	2	-	
Specs 1	0	40	30	68	30	0	60	228 / 2940
Specs 2	0	5	18	0	20	0	28	71 / 2940
Specs 3	24	0	0	0	3	0	27	54 / 2940
Specs 4	0	0	11	22	1	0	-	34 / 936
Specs 5	0	0	2	0	0	0	-	2 / 936
Specs 6	-	-	10	-	-	0	-	10 / 36
Specs 7	-	-	6	-	-	-	-	6 / 36

e.g., more stages only considered if
these* performances good enough

*Specs
fulfilled*

*Search
space*