

Analog Layout Automation on Advanced Process Technologies


Soner Yaldiz

Strategic CAD Labs, Intel Labs



Analog Mixed Signal (Physical) Design

High-Performance SoC



Schematic-Layout Co-Design







How Can Automation Help?

- Accelerate time to first layout (and iterations)
- Embrace analog and custom digital
- <100% completion is okay
 - Correct by construction
 - Easy to revise

ALiGN for Power Delivery Circuits on Intel 16 Technology


- Multiple entry points
- Low dropout voltage regulators
- 10-60x faster TAT



Extensions To ALiGN

- Boolean satisfiability based analog router
- Constraint-driven layout generation
 - Verified by satisfiability modulo theory
- Parameterized cells and standard cells

Hypothetical Design Rule Violation




[G. Suto, DAC © 2012 IEEE](#)

```
1  {  
2    "constraint": "Floorplan",  
3    "order": true,  
4    "symmetrize": true,  
5  }  
6  "regions": [  
7    ["A", "B", "C"],  
8    ["D", "E"],  
9    ["F"]  
10 ]
```





```
1  # Order horizontal  
2  yield A.urx <= B.llx  
3  yield B.urx <= C.llx  
4  # order vertical  
5  yield F.ury <= D.llx  
6  yield D.ury <= A.llx  
7  # Vertical line of symmetry  
8  yield v_line == (A.cx + C.cx)/2  
9  yield v_line == B.cx == F.cx  
10 yield v_line == (D.cx + E.cx)/2
```



Research Opportunities

- Analog-centric routing algorithms
 - Channel-to-gate => Channel-to-gate, channel-to-channel
 - Fewer pins => Many pins due to transistor arrays
 - RC => R, RC, CC, Reliability



Research Opportunities

- Analog-centric routing algorithms
 - Channel-to-gate => Channel-to-gate, channel-to-channel
 - Fewer pins => Many pins due to transistor arrays
 - RC => R, RC, CC, Reliability
- Scalability to complex, hierarchical blocks
 - Floorplanning with multiple power islands and routing grids
- Robust constraint generation
 - Avoid constraint engineering or programming burden