Analog Layout Automation on Advanced Process Technologies


Soner Yaldiz

Strategic CAD Labs, Intel Labs



Analog Mixed Signal (Physical) Design

High-Performance SoC



Schematic-Layout Co-Design



How Can Automation Help?


- Accelerate time to first layout (and iterations)
- Embrace analog and custom digital
- <100% completion is okay</p>
 - Correct by construction
 - Easy to revise


ALiGN for Power Delivery Circuits on Intel 16 Technology


Analog Power Train

Compensation Capacitor

Multiple entry points









Extensions To ALiGN


- Boolean satisfiability based analog router
- Constraint-driven layout generation
 - Verified by satisfiability modulo theory
- Parameterized cells and standard cells






Research Opportunities

- Analog-centric routing algorithms
 - Channel-to-gate => Channel-to-gate, channel-to-channel
 - Fewer pins => Many pins due to transistor arrays
 - RC => R, RC, CC, Reliability





Research Opportunities

- Analog-centric routing algorithms
 - Channel-to-gate => Channel-to-gate, channel-to-channel
 - Fewer pins => Many pins due to transistor arrays
 - RC => R, RC, CC, Reliability
- Scalability to complex, hierarchical blocks
 - Floorplanning with multiple power islands and routing grids
- Robust constraint generation
 - Avoid constraint engineering or programming burden