

The ALIGN Automated Analog Layout Engine: Progress, Learnings, and Open Issues

Sachin S. Sapatnekar University of Minnesota

ISPD 2023









Why analog design automation?

Demand

- The real world is analog, but processing is (largely) digital
- At the very least, need A2D conversion
 - Maybe a lot more in-sensor computing, RF, ...

A world of driveriess cars




EDA360 Insider

70% of re-spin issues are AMS in nature: How mixed-signal design can mess up a perfectly good SoC

Supply

- Finding designers is hard
- Finding analog designers is harder

College Enrollment: EE vs CS




2022 IEEE VLSI Symposium on Technology and Circuits



ALIGN motivation: The optimization/layout/optimization cycle


Layout has significant impact on performance





ALIGN motivation: The optimization/layout/optimization cycle

Automatic layout helps the circuit designer





EDA for analog layout: from 2018 to today

Snapshot in 2018


- Several circuit-specific approaches
 - Operational transconductance amplifiers (OTAs)
 - Voltage-controlled oscillators (VCOs)
 - ...
- No use of machine learning
- Very little open-source software
- Strong long-term efforts in Europe (e.g., TUM, KU-Leuven), relatively little in the US (exception: CMU, UCB)


Snapshot today

- Public-domain software
 - ALIGN, MAGICAL, BAG2
- More generalized approaches, classifying circuits into categories
 - Low-frequency analog
 - Wireline/high-speed links
 - Wireless/RF
 - Power delivery
- Larger global footprint
 - Several strong efforts in the US, Taiwan, ...
 - More global efforts in the area
 - Internal efforts at several companies




Designer productivity enhancements from ALIGN








ALIGN: Layout generation from netlist → GDSII






Identifying structure and function in a switched capacitor filter






Auto-annotation






Example 1: Recognizing analog components






Netlist auto-annotation

- Approach A: Use machine learning to identify commonly-encountered topologies
- Philosophy: Variations of core structures found using graph convolutional neural nets (GCNs)





Phased array circuit

[Kunal, DATE20]




- Approach B: Identify array structures in a layout
- Philosophy: array structures often together with symmetry/matching/CC; design once + replicate





Univ. of Washington SAR ADC


- Approximate matching
 - Find "graph edit distance" using neural tensor network






From auto-annotation to layout


R-2R DAC



10-tap FIR Equalizer


- Taps symmetric wrt each other; wrt R1 and R2
- Approximate matching: 5-bit/7-bit current sources








PDK abstraction and cell generation







Primitive cells

- Examples: current mirrors, differential pairs, Rs, Cs, ...
- Lowest level of hierarchy, assembled together through block assembly






Current mirror OTA



StrongARM comparator



Primitive cell generation: Parameterization



Also: by # stacked transistors, by wire width within primitive, ...





List of primitives


Primitive	Schematic	Layout	Primitive	Schematic	Layout
Switch			Differential load (CMC)		
Diode-connected load (DCL)	45		Current mirror load (CMC_S)		
Differential pair (DP)	15		Cascode pair (CP)	구 ८ 구 ८	
Cross-coupled pair (CCP_S)			Level shifter (LS)		
Cross-coupled pair1 (CCP)			Dummy	FG	
Current mirror (CM)			Dummy1		
Current mirror1 (CMFB)			Decoupling cap (decap)		



Common-centroid array layouts








Transistor arrays


DE

DD


unit cells: [4, 4, 4, 10, 10]

DA






Capacitor arrays





Placement and routing






Placers




- Placer for every hierarchy chosen based on #cells
- Enumerative placer
 - Exhaustively searches all possible floorplans using sequence pairs.
- Integer linear programming (ILP) placer
 - If floorplan space cannot be enumerated in reasonable time
 - Quickly placement for overconstrained floorplans
 - Interactive GUI to edit placements and legalize them using ILP
- Simulated Annealing (SA) placer
 - For large problems
 - On-grid placement
 - Supports user-defined placement
 - Enhancement of sequence pair to handle corner cases of ordering/alignment/abutment/symmetry constraints
- Analytical placer
 - Global placement: reformulated EA placer.
 - Detail placement: ILP.


On grid placement (left on grid, right off grid)



Interactive GUI to edit placement



Analytic placer






Routers



FinFET router

Gridded routing



- Applied to
 - Commercial PDKs (FinFET: 12nm, Bulk: 65nm), ASAP7, FinFET Mock PDK*
 - Internally within Intel to 22, 14, 10, and advanced FinFET process technologies
- Global + detailed route on the grid
 - Shielding, symmetry, matching, max-length
 - "Multi-connections" for wire sizing
- Also: SAT-based router

Bulk router

A* routing on Hanan-grid

gridding

ecific


Layer-sp

- Layers costed using their respective sheet resistance
- Bi-directional routing on layers that allow it
- Non-default design rule (NDR) handling:
 - Custom width and spacing for each net
 - Via stack with cut-arrays
- Preferred routing layers
 - Restrict routing to user specified layers
 - Pins on other layers are first via'ed to preferred layers before routing
- Fine grained routing control
 - Use of user specified virtual pins to control net topology
 - Block and net specific routing blockages
 - Change routing direction of layers for any net
 - Specify order in which the nets have to be routed



Multiple entry points into ALIGN


Helpful for designers, easy to facilitate due to our modular software







Enabling multiple PDKs

- NDA limitations!
- Working with a foundry to ship ALIGN layers.json with PDK
- Available public-domain or Mock PDKs






Documentation on setting up a new PDK





On-chip crosstalk cancellation and reutilization (XTCR) circuit




Schematic

194 Transistors


(20 PMOS, 174 NMOS: 174)


174 Passives

(102 Resistors, 72 Capacitors)



Layout (479.70 $\mu m \times 95.13 \mu m$)





Input from the channel

Output

Frequency: 12 GHz (Period = 83 ps)

Metrics	Eye @ input	Eye @output	Improvement
Horizontal eye	15.25 ps (18% of period)	50.03 ps (60% of period)	330%
Vertical eye	8.19 mV	23.50 mV	280%



MIMO receiver


ALIGN Layout

Manual Layout


Antennas

ALIGN layout 39% smaller than manual layout

Taped out (TSMC65)



1.489mm × 0.568mm = 0.845mm²




1.443mm × 0.963mm = 1.389mm²

Parameters	ALIGN Layout	Manual Layout
Gain	22.39 dB	22.84 dB
Noise Figure (NF)	9.48 dB	9.82 dB
In-Beam B1dB	-21.1 dBm	-19.05 dBm
Out-of-Beam B1dB	0.7 dBm	0.4 dBm




VCO Layout + sizing (collaboration with USC)



Silicon testing post-layout sim layout NN model 200 250 300 350 400 Vctrl (mV)

Die photo

(showing layouts of 2 out of 10 VCOs)




[Liu et al., ICCAD21] 25



cell tracks

STD

Memory cells (FASoC + ALIGN ("digital analog"): collaboration with UVA



[Kamineni et al., DATE 23]




Handling performance constraints still an open issue

Types of circuits

- Operational transconductance amplifiers
- Comparators
- Filters
- Analog-to-digital/digital-to-analog converters
- Equalizers
- Clock-data recovery circuits
- Phase-locked loops/delay-locked loops
- Low-noise amplifiers
- Mixers
- Voltage-controlled oscillators
- Variable-gain amplifiers
- Low-dropout regulators
- Capacitive voltage regulators
- Inductive DC-DC converters
- •
- Unit structures are not arbitrarily composable


Each has different performance metrics:


- <u>OTA</u>: gain, unity gain frequency, bandwidth, CMRR, PSRR, phase margin, slew rate, ...
- <u>DAC</u>: integral nonlinearity, differential nonlinearity, gain, offset, ENOB, sampling rate, ...
- <u>Voltage regulator</u>: ripple, efficiency, standby current, load regulation, PSRR, ...
- Multiple allowable topologies e.g., for OTA:







Performance optimization: ML-based











Summary

- We have come a long way since 2018
 - Acknowledgments: we have built upon and benefited from past work
 - But 4.5 years is not enough to build a complete solution


Open issues

- Automated performance constraints
- Learning from designer constraints
- Routing (Soner Yaldiz's presentation)
- Supporting multiple PDKs (one-time), working with industry flows
 - Can support PCELLs, PDK kit parts
- More mature row-based placement for upcoming technologies




ALIGN gallery


Analog: UW SAR ADC




Analog: Capacitive DAC




Analog: Flash ADC



Analog: R2R DAC



Analog: SC Filter




<u>Technologies</u>


GF12, ASAP7, Intel (Various),

TSMC65


Wireless: BPF




Wireline: Optical Receiver




Wireline: VCO




Wireline: Equalizer




Power delivery: SC DC-DC




Power delivery: Powertrains



Wireline: Comparator



Power delivery: LDO





Special thanks to the entire ALIGN team



Steve Burns Intel Labs



Tonmoy DharU. Minnesota



Kishor KunalU. Minnesota



Ramesh Harjani U. Minnesota



Jiang Hu Texas A&M



Nibedita Karmokar U. Minnesota



Yaguang Li Texas A&M



Yishuang Lin Texas A&M



Meghna MadhusudanU. Minnesota



Parijat Mukherjee Intel Labs



Jitesh PoojaryU. Minnesota



S. Ramprasath U. Minnesota



Sachin Sapatnekar U. Minnesota



Arvind Sharma U. Minnesota



Rishang XuTexas A&M



Soner Yaldiz Intel Labs





