

Advances in Carbon Nanotube Technologies: from Transistors to a RISC-V Microprocessor

Gage Hills, Christian Lau, Tathagata Srimani,
Mindy D. Bishop, Pritpal Kanhaiya, Rebecca Ho,
Aya Amer, Max M. Shulaker



Can Computing Systems Continue to Improve ?

Can Computing Systems Continue to Improve ?




Dell's 1st computer: Turbo PC



Vodafone (11 lbs, 12,000 sold)

Can Computing Systems Continue to Improve ?




>2,000,000X
energy-efficiency



Can Computing Systems Continue to Improve ?



~30 years




conventional
approaches:
insufficient




Many Obstacles Simultaneously


2D Miniaturization Wall



Memory Wall



Power Wall




Also:
communication wall,
interconnect wall,
complexity wall,
resilience wall...

How to Improve Computing?

Conventional Approaches



Conventional Silicon



- Important, BUT:
 - Fundamental limits
 - Diminishing returns

Conventional Design

multi-cores




- Important, BUT:
 - Limited “Tricks”
 - Complexity

Conventional Approaches

Path for next-generation computing ?


Conventional Silicon



- Important, BUT:
 - Fundamental limits
 - Diminishing returns

Conventional Design

multi-cores



- Important, BUT:
 - Limited “Tricks”
 - Complexity


Solution: Nanosystems

Transform new nanotech


into new systems

enabling new applications


New Devices




New Fabrication




New Sensors



Revolutionary
Architectures




Abundant-Data
Applications



Computer Chips Today

Limited to 2-Dimensional Circuits




sensor




memory

Future Nanosystems



Future Nanosystems

Increased Functionality




Impossible with today's technologies

Realizing Nanosystems TODAY

Enabled by Emerging Nanotechnologies

Increased Functionality




Fine-grained
3D integration

Computing Logic

Storage (memory)


Case Study: Carbon Nanotube FETs (CNFETs)

- Energy-efficient VLSI: **full-chip case studies**^[1]
- Enable **monolithic 3D integrated systems**




BIG Promise, BUT Major Obstacles


Materials



Manufacturing




Variability




Imperfections: Metallic CNTs (m-CNTs)

- Ideally: all CNTs are semiconducting (s-CNT)




Metallic CNTs (m-CNTs)

- Random fraction of CNTs: **metallic (m-CNT)**



Metallic CNTs (m-CNTs)

- Random fraction of CNTs: **metallic (m-CNT)**



m-CNT Processing Options


- Grow 0% m-CNTs
 - Open challenge
- Remove m-CNTs after growth
 - ~99.99%

Major Roadblock

- ~99.999999% purity required

- infeasible!

99% yield target:
~8Ns required




The “DREAM” Solution

- Designing REsiliency Against Metallic CNTs:




- Achievable today !

99% yield target:
~8Ns required



Metallic CNTs: Impact


- **Example:** no m-CNTs




Metallic CNTs: Impact

- Example: ≤ 1 m-CNT per logic gate
 - degraded logic values


NAND2



NOR2




NAND2 \rightarrow NOR2




Metallic CNTs: Impact

- Example: ≤ 2 m-CNT per logic gate
 - incorrect logic functionality!

NAND2




NOR2






NAND2 \rightarrow NOR2

violation!




The “TRICK”

- m-CNTs degrade specific combinations




The “DREAM” Technique




- **Elegant solution:**
 - apply logic transformation to avoid bad combinations
 - any arbitrary logic




*logic
transform*



Manufacturing Defects



Selective Exfoliation



- $>250\times$ reduction in defects
- No damage to remaining CNTs





CNFET CMOS: P-type and N-type

- Major challenge:
 - solid-state + air-stable
 - silicon compatible + existing equipment
 - Reproducible + robust

CNFET CMOS: IN THE LAB


- Work function engineering + electrostatic doping



Most Importantly


- Combined processing + design solutions
 - Essential
- VLSI processing
 - No per-unit customization
- VLSI design flow
 - Immune CNT library

World's First: CNFET CMOS Analog + Mixed signal SAR ADC (~100s CNFETs)







World's First: Monolithic 3D Imager

Transforms Raw Data → Information (~2800 CNFETs)




World's First: CNFET CMOS SRAM


Kbit SRAM (>6K CNFETs)



RISC-V Modern Microprocessor



MIT, Nature '20. Collaborators: Arvind, Anantha Chandrakasan




RV16X-NANO

- RISC-V processor
 - >14,700 PMOS + NMOS CNFETs
 - 32-bit instructions, 16-bit data
- VLSI compatible
 - Wafer-scale fabrication
 - Industry standard design tools


RV16X-NANO

- Industry-practice VLSI design flow
 - Calibrated compact models, PDKs, libraries
 - Enabled by emerging nano-design




RV16X-NANO

Measured Waveforms



RV16X-NANO

Measured Waveforms



Key Take-Aways

- **Wafer-scale**
 - 150 – 200 mm wafer substrates
- **Silicon CMOS compatible**
 - Existing infrastructure (fabrication + design)
- **Achievable today**
 - combined processing + design solutions

Transferring Into Commercial Foundry




Transferring Into Commercial Foundry

- SkyWater Technology: D.M.E.A. U.S. Foundry
 - Leveraging nanosystem PDK, DREAM, etc.
- DARPA 3DSoC (Electronics Resurgence Initiative)




Three-Dimensional System-on-a-Chip (DARPA 3DSoC)

Baseline System



silicon + off-chip DRAM


3D Nanosystem



new tech. + monolithic 3D


3DSoC: Our Approach

- **Monolithic 3D Integration:**
 - Fine-grained integration: logic + memory



Technology Transfer: U.S. Foundry


- **All process modules**
 - CNFETs + RRAM + 3D
- **Foundry MPWs**
 - End-to-end design tools
- **Wafers running today**



Acknowledgements





Novel Electronic Systems (NOVELS) Group at MIT:



Acknowledgements

DARPA ERI 3DSoC



Thank you