

FF-Bond: Multi-bit Flip-flop Bonding at Placement

CHANG-CHENG TSAI

YIYU SHI

GUOJIE LUO

IRIS HUI-RU JIANG



Outline

2

Introduction

Preliminaries

Problem formulation

Algorithm - FF-Bond


Experimental results

Conclusion

Multi-Bit Flip-Flops (MBFFs)

3

- ❑ **Clock power is critical for modern IC designs**
 - ▣ *Dynamic power* $\propto CV^2f$
- ❑ **MBFFs present a smaller load on the clock network**
- ❑ **Replace FFs with MBFFs**
 - ▣ Effectively reduces both clock network power and MBFF power
 - ▣ Prefer large FFs (high bit number), avoid orphans (single-bit FF)
 - ▣ Avoid impacting timing critical paths




Bit number	Normalized power per bit	Normalized area per bit
1	1.00	1.00
2	0.86	0.96
4	0.78	0.71

Power efficient

Prior Work

4

- **Relocating flip-flops benefits clock network synthesis**
 - ▣ [Cheon+, DAC05], [Papa+, Micro11], [Lee/Markov, TCAD12]
- **Replacing flip-flops with MBFFs saves clock power**
 - ▣ [Yan/Chen, ICGCS10], [Chang+, ICCAD10], [Wang+, ISPD11]
[Jiang+, ISPD11], [Liu+, DATE12]
 - ▣ Focus on **post-placement** MBFF clustering
- **Pre-placement**
 - ▣ Lack physical information
- **Post-placement**
 - ▣ Cells are immovable
 - ▣ Limited clustering flexibility and quality




MBFF bonding at-placement

One Possible Solution ...

5

- **Directly integrate placement & post-placement MBFF clustering**





- **The movement of flip-flops**
 - ▣ Is constrained by the placement at the current iteration
 - ▣ May oscillate among iterations

Ionic Bonding and Flip-flop Bonding

6

- **Goal: Guide flip-flops towards merging friendly locations**




Post-Placement vs. At-Placement - s38417

7


Post-placement clustering

- # MBFFs 4-/2-/1-bit
- 35/252/237



At-placement bonding

- # MBFFs 4-/2-/1-bit
- 159/105/35



Outline

8

Introduction

Preliminaries

Problem formulation

Algorithm - FF-Bond



Experimental results

Conclusion


Post-Placement MBFF Clustering

9

- **Given**
 - ▣ A placed design
 - ▣ MBFF library
 - ▣ Timing slacks of flip-flops
- **Replace FFs with MBFFs**
 - ▣ Minimize flip-flop power
 - ▣ Satisfy timing constraints




MBFF Clustering



Intersection Graph

10


- Define the **feasible region** of a flip-flop according to its slack
- Model the overlap of feasible regions by an intersection graph
 - ▣ A proper-sized clique corresponds to an MBFF



INTEGRA (INTERval GRaph)

11


- Perform coordinate transformation
- Sort **starting (s)** and **ending (e)** points of projection in the x' and y' axes



INTEGRA

12


- Find decision points
 - ▣ 'se' in x' axis
- Retrieve maximal cliques at decision points
 - ▣ Check x' and y' axes
 - ▣ {1, 2, 4} or {1, 3, 4}
- Form MBFFs of proper sizes
 - ▣ e.g., {1, 2}




Example: INTEGRA

13

- Example: MBFF library: 1-bit, 2-bit, 4-bit



**Guide FFs towards
merging friendly locations**



Outline

14

Introduction

Preliminaries

Problem formulation

Algorithm - FF-Bond

Experimental results

Conclusion

The MBFF Bonding at Placement Problem

15

- **Given**
 - ▣ Gate-level netlist
 - ▣ MBFF library
 - ▣ Timing constraints

- **Find a placement and replace FFs with MBFFs**
 - ▣ Minimize flip-flop power
 - ▣ Satisfy timing constraints

Outline

16

Introduction

Preliminaries

Problem formulation

Algorithm - FF-Bond


Experimental results

Conclusion

The Overview of FF-Bond



17

- Guide flip-flops towards merging friendly locations at the **global placement** stage without sacrificing timing



Example: s38584

18





δ : overlap index

$$= \frac{\text{overlapped_area}}{\text{total_cell_area}}$$

Example: s38584

19

- Spread cells until sparse enough





δ : overlap index
$$= \frac{\text{overlapped_area}}{\text{total_cell_area}}$$

Example: s38584

20

□ Apply flip-flop bonding



δ : overlap index
$$= \frac{\text{overlapped_area}}{\text{total_cell_area}}$$

Timing-Driven Placement

21

□ Pure wirelength-driven placement + slack-based net-weighting

□ Pure wirelength-driven analytical placement: mPL

$$\blacksquare \min W(x, y) = \sum_{e \in E} \left(\max_{v_i, v_j \in e, i < j} |x_i - x_j| + \max_{v_i, v_j \in e, i < j} |y_i - y_j| \right)$$

$$\text{s. t. } D_{ij} = K, \quad 1 \leq i \leq m, 1 \leq j \leq n$$

□ Smooth the objective function and the constraints


■ Log-sum-exp approximation

$$\hat{W}(x, y) = \eta \sum_{e \in E} \left(\log \sum_{v_k \in e} \exp\left(\frac{x_k}{\eta}\right) + \log \sum_{v_k \in e} \exp\left(\frac{-x_k}{\eta}\right) + \log \sum_{v_k \in e} \exp\left(\frac{y_k}{\eta}\right) + \log \sum_{v_k \in e} \exp\left(\frac{-y_k}{\eta}\right) \right)$$

■ Inverse Laplace transformation

$$\min \hat{W}(x, y)$$

$$\text{s. t. } \psi_{ij} = \bar{K}, \quad 1 \leq i \leq m, 1 \leq j \leq n$$



□ Slack-based net weighting

$$\blacksquare \text{net weight} = \left(1 - \frac{\text{slack}}{T_{clk}}\right)^\alpha, \quad \alpha > 1$$

□ slack = 0 for the 1st iteration (pure wirelength-driven placement)

Flip-Flop Bonding

22


- **Bond flip-flops into perfect-sized cliques**

- Perfect: most power efficient


- **Example:**

Bit number	Normalized power per bit	Normalized area per bit
1	1.00	1.00
2	0.86	0.96
4	0.78	0.71


Power efficient →



Oversized



Perfect



Undersized


Flip-Flop Bonding

23

- **Bond flip-flops into perfect-sized cliques**
- **Priority of processing maximal cliques:**
 - Perfect > undersize > oversize
- **Perfect size: preserved**
- **Undersize/oversize: try to form a target-sized clique by selecting the nearest flip-flops in a specified search region**
 - The target size: the flip-flop configuration that is larger than, nearest to, and more power efficient than the investigated clique size
- **Adjacency inside the search region**
 - Physical & timing: $|x_c - x_i| + |y_c - y_i| - \varepsilon_i \times [s_{fi}(i) + s_{fo}(i)]$

Example: Flip-Flop Bonding (1/3)

24




- Extract maximal cliques

Bit number	Normalized power per bit	Normalized area per bit
1	1.00	1.00
2	0.86	0.96
4	0.78	0.71

Power efficient

Example: Flip-Flop Bonding (2/3)

25




□ Bonding strategy

- Choose an **undersized** clique with priority $3 > 2 > 1$
- Select **nearest** flip-flops to form target-sized cliques
 - $3 \rightarrow 4$
 - $2 \rightarrow 4$
 - $1 \rightarrow 2$
- Choose an **oversized** clique
- Select nearest flip-flops to form target-sized cliques
 - $\text{Even} \rightarrow 4X$
 - $\text{Odd} \rightarrow \text{even}$

Example: Flip-Flop Bonding (3/3)


26



- **Direct flip-flops to each other**
 - ▣ Set a flip-flop bonding anchor

Overlapping Maximal Cliques

27




- **Bonding strategy**
 - ▣ Priority: undersized > oversized
- **Undersized**
 - ▣ $3 > 2 > 1$
 - ▣ $3 \rightarrow 4$
 - ▣ $2 \rightarrow 4$
 - ▣ $1 \rightarrow 2$
- **Oversized**
 - ▣ Even $\rightarrow 4X$
 - ▣ Odd $\rightarrow$ even
- **Independency**
 - ▣ $(\# \text{shared flip-flops}) / \text{cliquesize}$


Pseudo Net Generation

28

Set an anchor



Pseudo-net



Outline

29

Introduction

Preliminaries

Problem formulation

Algorithm - FF-Bond

Experimental results

Conclusion

Experimental Setting

30

- **Programming language: C++**
- **Platform: Intel Xeon 2.4GHz CPU, 16GB memory, Linux OS**
- **Technology: UMC 55nm**
- **Faraday MBFF library**

Bit number	Normalized power per bit	Normalized area per bit
1	1.00	1.00
2	0.86	0.96
4	0.78	0.71


- **Signoff timer: PrimeTime**

Comparison with Two Representative Flows

31


PMC

- **Post-placement MBFF clustering**
 - ▣ INTEGRA



IMC

- **Interleaving placement & post-placement MBFF clustering**
 - ▣ Timing-driven mPL + INTEGRA



Flip-flop Power Comparison

32







- **Power ratio**
 - ▣ FF-Bond < IMC < PMC
 - ▣ Lower bound of power ratio: 0.78 (All are 4-bit MBFFs)
- **Main constituents of formed FFs**
 - ▣ FF-Bond: 4-bit FFs, PMC: 1-bit FFs, IMC: 2-bit FFs
- **Wirelength**
 - ▣ PMC < IMC < FF-Bond
 - ▣ Timing is satisfied, the induced power increment < 1%

Circuit Name	#Flip-flops	PMC			IMC			FF-Bond		
		#MBFFs 4-/2-/1-bit	FF power ratio	HPWL	#MBFFs 4-/2-/1-bit	FF power ratio	HPWL	#MBFFs 4-/2-/1-bit	FF power ratio	HPWL
s13207	212	8/57/66	0.892	4.569E+06	23/51/18	0.837	4.975E+06	35/31/10	0.814	5.344E+06
s15850	128	10/29/30	0.868	2.117E+06	18/23/10	0.826	2.869E+06	23/15/6	0.809	2.903E+06
s38417	881	35/252/237	0.885	4.599E+07	105/179/103	0.838	4.789E+07	159/105/35	0.808	5.406E+07
s38584	1069	46/291/303	0.886	5.992E+07	96/282/121	0.847	6.213E+07	203/116/25	0.803	6.926E+07
b17	1068	53/264/328	0.887	1.346E+08	137/201/118	0.834	1.363E+08	196/124/36	0.806	1.470E+08
b19	4384	378/886/1100	0.868	7.187E+08	593/742/528	0.834	7.267E+08	851/425/130	0.802	8.023E+08
Avg. ratio	-	0.21/0.91/1.00	0.881	0.85	1.20/2.05/1.00	0.836	0.92	5.33/3.33/1.00	0.807	1.00

$d_1 = 0.1$, $d_2 = 0.5$, $\alpha = 1.2$, the search region is bounded by 20% of chip dimension
the net weight of a pseudo net is 5X the default value for a positive slack net.

Experimental Results – s38417


33

s38417	PMC	IMC	FF-Bond
Global placement result (before MBFF merging)			
MBFF merging result (before legalization)			
#MBFFs (4-/2-/1-bit)	35/252/237	105/179/103	159/105/35

Experimental Results – s38417

34

- **PMC: Post-placement MBFF clustering**
 - ▣ Global placement




Experimental Results – s38417

35

□ PMC: Post-placement MBFF clustering


- ▣ MBFF merging
- ▣ 4-/2-/1-bit MBFFs
 - 35/252/237



Experimental Results – s38417

36


- IMC: Interleaving placement and MBFF clustering
 - ▣ Global placement



Experimental Results – s38417

37


- **IMC: Interleaving placement and MBFF clustering**
 - ▣ MBFF merging
 - ▣ 4-/2-/1-bit MBFFs
 - 105/179/103



Experimental Results – s38417

38

- **FF-Bond**
 - ▣ Global placement




Experimental Results – s38417

39

□ FF-Bond

- ▣ MBFF merging
- ▣ 4-/2-/1-bit MBFFs
 - 159/105/35



Clock Power Comparison

40

- **Clock power (flip-flops + clock network)**
 - ▣ FF-Bond < IMC < PMC < Without MBFF
 - ▣ FF-Bond totally saves 27% clock power on average
 - ▣ Compared with PMC, FF-Bond further reduces 14% clock power

	Without MBFF clustering				PMC				IMC				FF-Bond			
Circuit Name	Total Cap. (pF)	Sinks	Buffer	Wire	Total Cap. (pF)	Sinks	Buffer	Wire	Total Cap. (pF)	Sinks	Buffer	Wire	Total Cap. (pF)	Sinks	Buffer	Wire
s13207	1.333	48.5%	36.4%	15.1%	1.223	46.8%	39.7%	13.5%	1.094	49.6%	38.8%	11.7%	1.056	49.8%	40.2%	10.0%
s15850	0.901	43.3%	47.1%	9.6%	0.837	40.9%	50.6%	8.5%	0.806	39.6%	52.6%	7.8%	0.799	39.5%	53.1%	7.4%
s38417	5.051	53.2%	31.6%	15.2%	4.113	57.9%	26.8%	15.3%	3.884	58.2%	27.4%	14.5%	3.711	58.5%	28.6%	12.9%
s38584	6.100	53.5%	28.9%	17.6%	5.352	54.3%	29.9%	15.8%	4.576	60.6%	24.1%	15.3%	4.870	53.9%	32.8%	13.3%
b17	6.273	51.9%	28.1%	20.0%	5.574	51.8%	28.7%	19.5%	5.241	51.9%	30.5%	17.6%	4.513	58.2%	26.3%	15.5%
b19	25.611	52.2%	26.8%	21.0%	22.081	52.4%	28.1%	19.5%	19.410	57.4%	23.9%	18.7%	18.277	58.7%	24.5%	16.8%
Avg. Ratio	1.00	-	-	-	0.87	-	-	-	0.77	-	-	-	0.73	-	-	-

Slack Comparison: PMC vs. FF-Bond

41

- The slacks of the two flows are quite similar

Circuit Name	Clock period (ns)	PMC		FF-Bond	
		Worst slack (ns)	Average slack (ns)	Worst slack (ns)	Average slack (ns)
s13207	1.5	0.042	0.580	0.041	0.579
s15850	1.8	0.158	0.336	0.154	0.334
s38417	2.0	0.164	1.049	0.163	1.047
s38584	2.0	0.217	0.871	0.209	0.869
b17	3.0	0.122	1.272	0.128	1.269
b19	2.7	0.112	1.278	0.109	1.273

‘Worst slack’ represents the worst timing slack over all endpoints

‘Average slack’ means the average

FF-Bond: d_2 Analysis

42

- d_2 : the sparsity criterion to apply flip-flop bonding
 - ▣ Smaller d_2 : flip-flop bonding starts at later iterations but does not guide FFs well because of the low flexibility of moving FFs
 - Power↑, WL↓
 - ▣ Larger d_2 : flip-flop bonding starts at earlier iterations but incurs longer wirelength because distant flip-flops are attracted
 - Power↑(slightly), WL↑


Circuit Name	#Flip-flops	$d_2=0.3$			$d_2=0.5$			$d_2=0.7$		
		#MBFFs 4-/2-/1-bit	FF power ratio	HPWL	#MBFFs 4-/2-/1-bit	FF power ratio	HPWL	#MBFFs 4-/2-/1-bit	FF power ratio	HPWL
s13207	212	27/41/22	0.834	5.243E+06	35/31/10	0.814	5.344E+06	38/25/10	0.809	5.518E+06
s15850	128	20/20/8	0.819	2.620E+06	23/15/6	0.809	2.903E+06	22/16/8	0.814	2.895E+06
s38417	881	171/85/27	0.802	5.258E+07	159/105/35	0.808	5.406E+07	164/89/47	0.808	5.569E+07
s38584	1069	194/135/23	0.805	6.861E+07	203/116/25	0.803	6.926E+07	192/134/33	0.807	6.944E+07
b17	1068	186/135/23	0.809	1.460E+08	196/124/36	0.806	1.470E+08	202/116/28	0.803	1.485E+08
b19	4384	847/427/142	0.803	7.927E+08	851/425/130	0.802	8.023E+08	851/431/118	0.802	8.037E+08
Avg. ratio	-	4.99/3.44/1.00	0.812	0.97	5.33/3.33/1.00	0.807	1.00	5.04/3.04/1.00	0.807	1.01

Search Region Analysis

43


- Search region ↑, power ratio ↓, wirelength ↑

Search Region vs. FF Power Ratio



Search region (Unit: chip_width+chip_height)	FF power ratio	HPWL	Worst slack (ns)
0.05	0.817	4.89E+07	0.163
0.08	0.819	4.98E+07	0.163
0.10	0.814	5.07E+07	0.164
0.15	0.812	5.23E+07	0.163
0.18	0.811	5.34E+07	0.164
0.20	0.808	5.41E+07	0.163
0.25	0.807	5.41E+07	0.163
0.28	0.810	5.41E+07	0.163

Search Region vs. Wirelength



s38417

Outline

44

Introduction

Preliminaries

Problem formulation

Algorithm - FF-Bond

Experimental results

Conclusion

Conclusions

45

- **MBFFs reduce clock load effectively**
 - ▣ Prior work: post-placement MBFF clustering
- **Proposed MBFF bonding **at-placement** – FF-Bond**
 - ▣ Directed flip-flops towards merging friendly locations
 - ▣ FF-Bond can save 27% clock power on average
 - ▣ Compared with post-placement MBFF clustering, FF-Bond can further reduce 14% clock power
- **Future work: MBFF bonding with routability consideration**

Thank You!

Contact info:
Iris Hui-Ru Jiang
huiru.jiang@gmail.com

