


Session 4C

Escape Routing of Mixed-Pattern Signals Based on Staggered-Pin-Array PCBs



Kan Wang, Huaxi Wang, Sheqin Dong
Tsinghua University, Beijing, P.R.China
E-mail: wangkan09@mails.thu.edu.cn



Introduction



Problem Definition



Mixed-pattern Escape Routing Algorithm



Slice-based Algorithm




Experimental Results



Conclusion


- Printed circuit board (PCB) routing has become more and more difficult for manual design
 - Due to increasing pin count and decreasing routing resource



- For pin array structure


grid pin array
(GPA)

cannot satisfy the
demands of the
ever-increasing
pin number



(a)

pitch



(b)

staggered pin
array (SPA)
[DAC'06]

- For escap

Compared to GPA, SPA can increase pin density greatly under the similar number of pins and same area [ICCAD'11]



There are still some disadvantages

ICCAD'10

ASPDAC'12

ICCAD'11


- For GPA
 - Network flow based escape routing algorithms on GPA [ICCAD'96' 06'08]
 - However, they only focused on single-signal
 - A chip-package-board co-design considered escape routing of differential pairs [ICCAD'08]
 - But it paid more attention to co-design



- [ICCAD'10] proposed a negotiated congestion-based differential-pair routing
- But it did not take length-matching rule into account.


- Without considering this, the signal skews will be enlarged, which can lead to degradation of performance

and a five-stage length matching




routing of both signals on GPA

- For SPA
 - Only single-signal escape routing was developed [ICCAD'11]
 - There is no work on differential-pair escape routing
 - No work for escape routing of both signals



- Because of the high noise immunity and low electromagnetic interference
 - Differential pairs are always used for the high-speed signal transmission on PCB
- Limitation of resources
 - Not all signals are trans
 - The signals of differential will coexist on board
 - The research on escape will be quite valuable
- The problem of escape routing for mixed-pattern signals



- In this paper, a mixed-pattern escape routing algorithm is proposed on staggered pin array
 - 1. The problem of escape routing of mixed-pattern signals is presented for the first time
 - 2. A unified ILP model is formulated for mixed-pattern escape routing problem
 - 3. A slice-based heuristic method is proposed to prune the variables of ILP and speed up the solving



Introduction



Problem Definition



Mixed-pattern Escape Routing Algorithm



Slice-based Algorithm




Experimental Results





Conclusion

- A $m \times n$ staggered pin array (SPA)
 - composed of n rows, and in each row there are m (in odd rows) or $m-1$ pins (in even rows).
 - A triangular tile is composed of three adjacent pins and there is a tile node in each tile



- A tile network is generated by connecting triangular tile nodes with each other in the form of hexagons.
- The edges of tile hexagons will be channels for escape routing and the angle between the routing channels is 120-degree



The problem of mixed-pattern escape routing (MPER)

- Given:
 - (1) a $m \times n$ staggered pin array
 - (2) a differential pairs and b single signals to be routed to the boundary
 - (3) design rules such as non-crossing rule and wire length matching of differential pairs
 - (4) the constraints such as the limitation of routing resource
- The objective is:
 - Escape all marked pins to the array boundary with minimized total wire length via the tile network and meanwhile no design rule is violated and 100% routability is guaranteed.



Introduction



Problem Definition



Mixed-pattern Escape Routing Algorithm



Slice-based Algorithm




Experimental Results



Conclusion

Overview flow of MPERA




- Constraints:

- Differential-pair protection constraint
- Differential-pair length matching rule
- Non-crossing rule
- Routing resource
- Wire width constraint
- Acute-angle constraint


Used for
differential pairs

Used for both
signals

- Non-crossing rule
 - The routing paths between two signals are not allowed to be crossed




Illegal solution
due to crossing




legal
solution


- Differential-pair protection constraint
 - In order to avoid signal crosstalk, before the two signals of differential pair meet with each other, no other signal is allowed to be close to



- Routing resource constraint
- Wire width constraint
- Acute-angle avoidance constraint
 - For SPA, acute-angle is possibly generated, especially for differential pairs
 - It is necessary to avoid the acute-angle routing




Reduce the strength of signals and even cause undercutting of the circuitry




- Difficult to take the **wire length-matching rule** together with others as it is only for differential pairs

– The constraint will be solved separately




- Min-cost Median Points
 - An effective method was proposed to find median point candidates for each pair [ASPDAC'12]
 - However, it is based on GPA



median point searching algorithm for SPA


- Let (x_a^p, y_a^p) and (x_b^p, y_b^p) be the coordinates of two pins of differential pair
- Case 1. $y_a^p = y_b^p$:there are two min-cost median point candidates, which lie on the **mid-perpendicular** between pins




Median Points Searching- simple cases

Case 2: $x_a^p = x_b^p$ and $|y_a^p - y_b^p|$ is not multiple of 4:
There are two min-cost median point candidates

Case 3: $x_a^p = x_b^p$ and $|y_a^p - y_b^p|$ is multiple of 4: There
are four min-cost median point candidates



Lie on the
line of two
pins




Lie around
the middle
pin of the
line

- For complicated cases:

$$x_a^p \neq x_b^p, y_a^p \neq y_b^p$$

Composed of certain pins with the same distance to the pin


are two adjacent hexagons with the same minimum size



The pin hexagon


Minimum intersection hexagons

Median Points - complicated cases




Case 4

minimum intersection
hexagons are adjacent



Case 5

minimum intersection
hexagons are intersectional



Case 6

minimum intersection hexagons are partly adjacent

Path Candidates Generation

Algorithm 1 Dynamic Programming b

Require: $pin1, pin2, mpoint, maxLength$

```

1:  $calMaxLength(maxLength)$ ;
2:  $adjTiles1 = calPinAdjTiles(pin1)$ ;
3:  $adjTiles2 = calPinAdjTiles(pin2)$ ;
4:  $removeReTiles(adjTiles1, adjTiles2)$ ;
5:  $region = calRoutingRegion(pin1, pin2, mpoint)$ ;
6:  $isdone = false$ ;
7: while  $isdone$  do
8:   for each  $t1 \in adjTiles1$  do
9:      $path1.push\_back(t1)$ ;
10:     $findPath(pathSet1, path1, t1, mpoint, region, maxLength)$ ;
11:   end for
12:   for each  $t2 \in adjTiles2$  do
13:      $path2.push\_back(t2)$ ;
14:      $findPath(pathSet2, path2, t2, mpoint, region, maxLength)$ ;
15:   end for
16:   if  $pathSet1$  is not null and  $pathSet2$  is not null then
17:      $mergePaths(pathSet1, pathSet2)$ ;
18:      $isdone = true$ ;
19:   else
20:      $isdone = false$ ;
21:      $maxLength++$ ;
22:   end if
23: end while
24:  $outputAllPaths()$ ;

```

Calculate the acceptable maximum length of path

Find adjacent tiles around two pins

For each possible entry node, calculate path length of $maxLength$

The same for the other pin

Merge the two path sets and generate the final paths from one pin to another via median point

Algorithm 2 $findPath(pSet, path, tile, mp, region, l)$


Require: $pSet, path, tile, mp, region, l$

```

1: if  $length \leq 1$  then
2:   if  $tile == mpoint$  then
3:      $pSet.push\_back(path)$ ;
4:   end if
5: else
6:    $adjTiles = calTileAdjTiles(tile)$ ;
7:   for each  $t \in adjTiles$  do
8:     if  $tile \in region$  then
9:        $path.push\_back(tile)$ ;
10:       $findPath(pSet, path, tile, mp, region, l - 1)$ ;
11:    end if
12:   end for
13: end if


```

Find the paths with length of



Three paths with length of 6

- Acute-angle Avoidance


- ath cannot have acute-angles
priorities
y a path possesses, the
it will be selected as a
routing solution

- For the rest unavoidable cases

- The 60-degree angle can be split into double 120-degree angles by adding an additional segment with a little wire length sacrificed

Determine the path to be actually used

- Differential pairs are classified into K groups according to the crossing possibility
 - K is the maximum value that makes the paths in groups without crossing with each other



Median Point Determination

For group G_k

- Objective:

Total length of paths selected

Min

$$\sum_{i=1}^{a_k} \sum_{p=1}^{n_{ki}} x_{ip} \cdot l_p$$

Number of path candidates in G_k

the sum of the length of path p from differential pair pins to median point and the distance of median point to the nearest boundary

If path p is selected for differential pair i ,

Where:


$$x_{ip} = 0 \text{ or } 1, \forall 1 \leq i \leq N$$

The path connecting median point to pins

For each differential pair, one and only one path is assigned

$$\sum_{p=1}^{n_{ki}} x_{ip} \leq 1, (ip, jq) \in PCC_k$$

the path crossing cluster for group G_k



Step II: Unified Modeling for MPER

- Objective:

$$\text{Min } \alpha \times \sum_{e_{i,j} \in E} l(e_{i,j}) \times f_d(e_{i,j}) +$$

Total length of all routing paths

Guarantees the resource constraint and differential pair protection constraint.

Subject to


$$\sum_{e_{i,j} \in E} f_d(e_{i,j})$$

Adjust the relative weighting between differential pairs and single signals, in this paper, it is set to 1

$$\times f_d(e_{i,j}) + f_s(e_{i,j}) \leq c(e_{i,j})$$

$$\sum_{e_{i,j} \in \text{Path}_{DP}} f_s(e_{i,j}) \leq 0$$

Ensure the 100% routing each



ve

- For single signal, the problem can be transformed into LP problem and solved in polynomial time [ICCAD'11]
- However, for MPER, the situation will be different.
 - First, there are two kinds of input sources
 - Second, as the two kinds of signals take different network resources, more constraints will be brought in to distinguish them.
 - As a result, the problem becomes a **multi-commodity problem** which has been proven to be **NP-hard**.



Introduction



Problem Definition



Mixed-pattern Escape Routing Algorithm



Slice-based Algorithm





Experimental Results



Conclusion

Divergence Property of Escape Routing

- Phenomenon: when a water-drop falls down to the ground, the droplets will **spread all around** and if the ground is smooth, the spread will be **even enough**



Slice-based MPER Algorithms

Algorithm 1 Variable Pruning for ILP

Require: *width, height, sinpins, dpairs, apartNum*;

```
1: generatePinArray();
2: generateTileArray();
3: createRegions(apartNum);
4: isdone = false;
   while isdone do
6:   for each  $i \in [1, apartNum]$  do
7:     initialization(i);
8:     generateDpair(i);
9:     generaterSinpins(i);
10:    IDCoorMapping(i);
11:    createEdges(i);
12:    ILPEscapeRouting(i);
13:    resultsExtracting(i);
14:   end for
15:   if ILP is optimized solved for all regions then
16:     isdone = true;
17:   else
       redistributeFailurePoints();
   end if
end while
mergeResults();
outputAllPaths();
```

each region
will solve
independently

The chip is partitioned
into *apartNum* regions


Tile network is generated
and edges are set up for the
network flow based ILP
formulation

Then an ILP solver
is performed to
solve the problem

If the ILP
solver fails
then go

Otherwise, the failed signals
in congested regions will be
redistributed heuristically
into nearby region which
has the most routing
resource

The results in
each region are
merged and final
routing results
are stored





Introduction



Problem Definition



Mixed-pattern Escape
Routing Algorithm



Slice-based Algorithm




Experimental Results



Conclusion

- Benchmark:
 - Experiment I: effect of differential-pair escape routing on SPA
 - Experiment II: effect of the proposed method
- Workstation:
 - Implemented in C++
 - Intel Xeon 2.40GHz CPU and 12GB physical memory
- Tool:
 - *lp_solve* used for ILP and LP solving
- The capacity of edge on tile is set to 2 with only one routing layer considered

- Effect of MPERA on differential-pair escape routing on SPA
 - Compared to grid pin array, the proposed method can reduce wire length by about 13.8% on average and chip area by 13.4%



Escape routing results of case10

Table 2: Effect of escape routing algorithm on staggered pin array

Benchmark information			[5]			Ours			
Benchmark	Dpair	Array size	Avg. len.	Run-time (s)	Area	Pin Array len.	Avg. len.	Run-time (s)	Area
1x8			2.7	<1	70	2.67	2.31	<1	60.62
2x8			4.0	<1	126	4.00	3.46	<1	109.12
2x12			4.8	<1	187	4.74	4.10	<1	161.95
1x3			2.0	<1	20	1.33	1.15	<1	17.32
4x3			2.6	<1	26	1.76	1.52	<1	22.52
7x6			4.1	<1	80	4.18	3.62	<1	69.28
7x6			3.0	<1	80	3.04	2.63	<1	69.28
8x16			3.5	<1	120	3.50	3.03	<1	103.92
8x15			3.3	<1	98	3.30	2.86	<1	84.87
35x35			12.2	<1	1156	13.50	11.68	2	1001.13
Ratio			1	0.91	1	0.996	0.862	1	0.866


A differential pair escape routing on GPA [ASPDAC'12]

Effect of Mixed-Pattern Routing

- Compared to two-stage method, increase the routability by 22.0% at most
- Reduce the average wire length by 22.0% at most

Two-stage method

Escape routing results of case 10-2



Solve the escape routing of differential pairs and single-signals respectively

Our method based on three-division

				Two-stage method				of the proposed mixed-pattern escape routing			
				DPair length	Sin. length	Routability (%)	Runtime (s)	DPair length	Sin. length	Routability (%)	Runtime (s)
case6-2	6	7	17x6	7.17	5.67	85%	<1	7.67	4.43	100%	<1
case7-2	9	9	17x6	4.67	4.88	88%	<1	4.78	4.55	100%	<1
case8-2	10	10	9x16	6.4	7	90%	<1	6.4	6.5	100%	<1
case9-2	10	10	8x15	5.7	6.63	80%	<1	5.8	6.1	100%	<1
case10-2	30	36	35x35	18.33	16.12	88%	2	18.4	14.52	100%	3
case11-2	50	66	35x35	15.92	12.61	69%	2	16.0	11.36	100%	13
Ratio				1	1.093	1	-	1.010	1	1.163	-



Introduction



Problem Definition



Mixed-pattern Escape Routing Algorithm



Slice-based Algorithm



Experimental Results



Conclusion

- Staggered pin array has become more and more popular for PCB.
- At the same time, differential-pair is a good method to increase noise immunity of signal for high-speed signal transmission
- In this paper, an algorithm for escape routing of both differential-pair and single signals is proposed on staggered pin array based PCB.
- Experimental results show that the proposed method can solve both single-pattern and mixed-pattern effectively.



Thanks

Q&A

Email: wangkan09@mails.thu.edu.cn


PCB Routing Results

Diff. pair #	Sin. Pin#	array size	Diff. Pair length	Sin. Signal length	Routability (%)	Run-time (s)	Diff. Pair length	Sin. Signal length	Routability (%)	Run-time (s)	Diff. Pair length	Sin. Signal length	Routability (%)	Run-time (s)
30	36	35x35	18.33	16.12	86%	2	18.40	14.52	100%	6	18.47	14.53	100%	2




For large cases


Diff. pair #	Sin. Pin#	array size	Run-time (s)
50	66	35x35	13



Diff. pair #	Sin. Pin#	array size	Run-time (s)
52	88	43x43	37



Related Work III



- Modified MPERA for single-pattern escape routing
 - the problem will be transformed to the LP problem in [ICCAD'11]

- MPERA considering crosstalk between single signals:

$$f_d(e_{i,j}) + f_s(e_{i,j}) \leq 1$$

- MPERA without considering the crosstalk between single signals
 - *Slice-based MPERA*

- High speed printed circuit board (PCB) routing has become more and more difficult for manual design
 - Due to increased pin count and dwindling routing resource

