


“Thinking outside of the chip”

Using co-design to optimize interconnect between IC, Package and PCB



**Mentor
Graphics®**


Technology
LEADERSHIP *Through*
INNOVATION

Current “Over-the-wall” design process

IC Layout

Package design

PCB layout



Co-Design: A parallel design process


IC Layout



Package design



PCB layout



Reduced design cycles
Less expensive, standard package
Fewer PCB layers (lower cost)




Co-Design: What's driving it...

- SOC total pin counts surpassing 30,000
 - IO pad-ring generation no longer a simple task.
 - Staggered, multi-row placement
 - Area IO placement
 - Flip-chip development
 - Managing, placing and optimizing bumps
 - RDL routing
- High Speed serial I/Os
 - I/O buffer scaling for minimum power
 - Interconnect modeling across package and PCB
 - Power delivery across PCB, Package and IC
 - Trade off analysis between wire bond and flip-chip
 - More accurate 3D (full-wave) analysis for package and PCB interconnect structures
- Package costs killing profit margin
 - Drive to standard packages
 - Package selection no longer an afterthought
- PCB layout is a bottle-neck to volume
 - Interconnect/Routing problems on the PCB are amplified by the high pin count devices.
 - Additional layers driving up cost



IC, Package and PCB physical interfaces



What exactly needs to be optimized?

- **IC level**


- I/Os
 - Peripheral (including multi-row stagger)
 - Area (including direct bumping)
- Bumps (C4s)
- Interposer

- **Package level**


- Bumps (C4s)
- Bond fingers
- Package pins
- Interposers

- **PCB level**

- Package pins (including breakouts)




Where does co-design fit in the flow...




Co-Design: Some of the challenges...

- Design teams often not in same location
 - Package and/or PCB layout outsourced
- EDA tools don't often play well together
 - No tool exists today that easily bridges the gap
 - Part time users, must be easy to use
- Requires cross design domain knowledge
 - Engineers must be willing to expand their knowledge
 - It's no longer clear where the handoff is between tools




Cross domain tasks and data sharing

What format is used for data exchange?
Which design tool and team is responsible for what...




3D packaging, Now what...


- 3D packaging will require optimizing in the Z direction.
 - SiP (Stacked die), PoP, 3D IC (TSV interconnect)
 - Interposer planning and optimization
 - Optimization from chip to chip to package to package to PCB
 - Multiple technologies integrated together



Stacked die



Package on Package (PoP)



3D IC with TSV interconnect

What are designers doing now?

- MS Excel driven flows
 - Unaware of physical data
 - No routability assessment
 - No DRC checking
 - No asymmetrical placement
 - IO's, Bumps
 - Static data
 - No constraint management
 - Limited connectivity management

Microsoft Excel - Chip_IOOrder_v6.xls

File Edit View Insert Format Tools Data Window Help

Type a question for help

AT33

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


615 PLLPVR1
614 LBCOMP0
613C VLDTA
613B VLDTA
613 VLDTA
612A FILLER
612 LRACTL_N
611 LRACTL_P
610 VLDTA
609 VSS
608 LRACAD_N15
607 LRACAD_P15
606 VLDTA
605 VSS
604 LRACAD_N7
603 LRACAD_P7
602 LRACAD_N4
601 LRACAD_P4
600 VLDTA
599 VSS
598 LRACAD_N6
597 LRACAD_P6
596 LRACAD_N3
595 LRACAD_P3

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z AA AB AC AD AE AF AG AH AI AJ AK AL




1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z AA AB AC AD AE AF AG AH AI AJ




What are designers doing now?

- PCB design groups are generating ball pin maps (ballout)
 - Breakout to breakout strategy
 - Typically stops at the package pin
 - What about the chip inside the package?
 - What about the routability of the package substrate?
 - Limited knowledge of any swap rules or constraints
 - No connectivity management between design domains
 - Automatic Pin mapping (signal name changes)
- FPGA pin optimization is a reality
 - PCB driven, FPGA pin assignment design tools exist today
 - Automates PCB and schematic symbol generation
 - Relies on up-to-date models from the FPGA vendors
 - Correct-by-construction pin assignments





What are designers doing now?

- Power delivery and signal integrity
 - Power Delivery Network from PCB through Package onto Chip
 - Can be used to optimize bypass capacitor placement on PCB/Package
 - Methods to link multiple databases together for interconnect modeling
 - Package interconnect no longer ignored
 - More complex EM modeling requirements
 - 2D vs. 3D, Quasi-static vs. Full-Wave, etc.




Where we need to go from here...



- Tighter integration between design groups and tools
 - System level Connectivity & Constraint management
 - Signal mapping between design domains
 - Rule based assignment and optimization
 - Library of standard bus's
 - Computer, Storage, Peripheral
 - True bi-directional data exchange
 - Shared data model between tools
 - ECO from any domain
 - More robust die abstract models
 - RDL routing, Power routing, Blocks, etc.
 - System level PDN and SI analysis to drive I/O buffer design
 - Lowest power I/O settings
 - Standard model connection protocol




Co-Design Optimization Flow...



Co-Design: Board level optimization...



PCB level Routing results...



Mentor
Graphics®

Courtesy of:



Technology
LEADERSHIP Through
INNOVATION

Thank you for your attention.

