



# Total Sensitivity Based DFM Optimization of Standard Library Cells

Yongchan Ban, Savithri Sundareswaran\*, and David Z. Pan

ECE Dept., The University of Texas, Austin, TX

\*Freescale Semiconductor, Austin, TX





# Outline




- ◆ Motivation
- ◆ Our Contribution
- ◆ Total Sensitivity
  - › Device criticality based sensitivity
  - › Lithography proximity induced sensitivity
  - › Process variation induced sensitivity
- ◆ Total Sensitivity Based Layout Optimization
- ◆ Experimental Results
- ◆ Conclusions

# Current Lithography Challenges





- ◆ Optical lithography (193nm) will continue for several years.
  - › Immersion, RET (Resolution Enhancement Technique, e.g. OPC)
  - › DPL (Double Patterning Lithography)
- ◆ Next Generation Lithography (e.g. EUV)
  - › Economical/material/technical challenges

# Gate Variation @Standard Cell



# Impact of Gate Length Variation

- ◆  $\Delta L_{\text{gate}}$  is up to 10% @45nm node.



- ◆ The small improvement of  $\Delta L_{\text{gate}}$  reduction can lead to significant decrease of delay and leakage variations.



# Standard Cell Layout Optimization

---



- ◆ Since a lot of identical cells will be used repeatedly, any small changes can result in significant improvements.
- ◆ Restricted design-rules in industry [Choi'07 SPIE, Liebmann'09 SPIE]
  - › Rule based and simple
  - › Large number of rules and expensive rule checking
  - › RDR is starting to fail in their attempt to use a discrete modeling approach on a continuous systems.
- ◆ Lithography model based optimization [Cote'04 ISQED, Tang'08 SPIE]
  - › Robust layout for nominal lithography
  - › No consider device criticality in circuit level
  - › No single metric for both lithography proximity and process variation
- ◆ **New model-based approach is needed.**



# Our Contributions

---



## ◆ Timing Criticality

- › The variation for a high sensitive device should be as small as possible.

## ◆ Process Criticality

- › Minimize the difference between fastest and slowest process corner

## ◆ Total Delay Sensitivity Modeling

- › Circuit Topological Delay Sensitivity
- › Lithography Proximity Induced Sensitivity
- › Process Variation Induced Sensitivity

➔ Delay, Leakage and Process Robust Layout

# Device Criticality Based Sensitivity


- ◆ Delay variation for the delay arc,  $\alpha$  due to variation,  $\Delta L_i$ :

$$\Delta d^\alpha = \sum_i \frac{\partial d^\alpha}{\partial L_i} \Delta L_i$$

- ◆ Total delay sensitivity index,  $\Psi$ :

$$\Psi = \sum_\alpha \omega^\alpha \cdot \Delta d^\alpha = \sum_i \sigma \cdot \Delta L_i$$

- ◆ The devices within the cell can be ranked.
- ◆ *Circuit induced sensitivity*  $\rightarrow \sigma$





# Lithography Proximity Sensitivity

- ◆ Transversal ( $\Delta L_x$ ) variation and Longitudinal ( $\Delta L_y$ ) variation

- ◆  $\Delta L_x$ : EPE as a function of  $\Delta e_x$ .


$$\Delta L_{x,i} = \frac{\partial L_{x,i}}{\partial e_{x,i}} \Delta e_{x,i}$$

- ◆  $\Delta L_y$  is changed from different conduction


$$\Delta L_y = \frac{\partial L_y}{\partial e_y} \Delta e_y = \Delta L_i \left( \frac{\partial L_y}{\partial e_y} \right) \propto f(\Delta L_x, \omega)$$

$\omega$  is a weighting factor of narrow width effect

- ◆ *Lithography proximity*  
*Induced sensitivity*  $\rightarrow \gamma$



Transversal



Longitudinal

# Process Variation Induced Sensitivity

- ◆ Dose and focus errors are the dominant sources

$$\Delta L = \frac{\partial L}{\partial \ln p_e} \% \Delta p_e + \frac{\partial^2 L}{\partial p_f^2} \Delta p_f^2$$


- ◆ Given focus level,  $\Delta p_f$ ,  $\Delta L$  can be simplified:

$$\Delta L = \left. \frac{\partial L}{\partial \ln p_e} \right|_{F_0} [1 + \alpha \cdot \Delta p_f^2] \cdot \% \Delta p_e$$

$$= \left. \frac{\partial L}{\partial \ln p_e} \right|_{\Delta p_f} \cdot \% \Delta p_e$$

- ◆ *Process induced sensitivity*

→  $\eta$



# Three Metrics of Sensitivity

- ◆ Device Criticality →  $\sigma$


$$\Psi = \sum_i \sigma \cdot \Delta L_i$$

- ◆ Lithography Proximity Sensitivity →  $\gamma$

$$\Delta L_i = \frac{\partial L_y}{\partial e_y} \Delta e_y$$



- ◆ Process induced sensitivity →  $\eta$

$$\Delta L_i = \left. \frac{\partial L}{\partial \ln p_e} \right|_{\Delta p_f} \cdot \pm \% \Delta p_e$$



# Correlation Between $\gamma$ and $\eta$

- ◆ The process sensitivity ( $\eta$ ) is highly correlated with the lithography proximity sensitivity ( $\gamma$ ).
- ◆ Once  $\gamma$  is calculated, we can estimate  $\eta$ .
- ◆ We should minimize the process gap (Slowest - Fastest).



# Total Sensitivity


$$\Psi_i = \sigma_i \cdot \Delta L_i = \sigma_i \cdot \sum_j \left[ \frac{\partial L_{i,j}}{\partial e_y} \Delta e_y + \frac{\partial L_i}{\partial \ln p_e} \Big|_{\Delta p_f} \cdot \pm \% \Delta p_e \right]$$

$$= \sigma_i \cdot (\gamma_i + \eta_i) \Big|_{\Delta e_y, \pm \% \Delta p_e} \begin{cases} \sigma_i : \text{device\_criticality} \\ \gamma_i : \text{proximity\_sensitivity} \\ \eta_i : \text{process\_sensitivity} \end{cases}$$


- ◆ Device criticality aware layout
- ◆ Process-robust layout

# Poly / Active Layer Optimization

- ◆ Poly corner to active (**PCA**) → positive  $\Delta L_{\text{gate}}$
- ◆ Poly line-end (**PLE**) → negative  $\Delta L_{\text{gate}}$
- ◆ Active corner to poly (**ACP**) → positive  $\Delta W_{\text{gate}}$



Poly Layout Optimization




Active Layout Optimization


# Poly Layer Optimization

- ◆ PCA shows a convex form ( $-1/\sqrt{x}$ ) in our DRC range.
- ◆ PLE has a positive linear trend in a certain range.

$$\gamma_{ij} \geq a \cdot \sqrt{PCA_i} + b \cdot PLE_i + c \quad \eta_{ij} \geq d \cdot \Delta p_i \cdot \gamma_{ij} + e$$



PCA



PLE

# Poly Layer Optimization


$$\text{min:} \quad \left| \Delta d_{ij,\max} \right| + \left| \Delta d_{ij,\min} \right|$$

$$\text{s.t.:} \quad \Delta d_{ij,\max} \geq \sigma_i \sum_{j \in S(i)} (\gamma_{ij} + |\eta_{ij}|) \Big|_{\Delta e_y, \% \Delta p}$$

$$\Delta d_{ij,\min} \leq \sigma_i \sum_{j \in S(i)} (\gamma_{ij} - |\eta_{ij}|) \Big|_{\Delta e_y, \% \Delta p}$$

$$\gamma_{ij} \geq a \cdot \sqrt{PCA_i} + b \cdot PLE_i + c$$

$$\eta_{ij} \geq d \cdot \Delta p_i \cdot \gamma_{ij} + e$$




- ◆ The objective is to minimize the maximal delay variation.
- ◆ Since  $\gamma_{ij}$  is convex, we can obtain optimal PCA and PLE.



# Active Layer Optimization

- ◆ ACP has a positive linear trend with the distance of active corner to poly.




$$\min: \Delta d_{ij,\max} \geq \sigma_i \sum_{j \in \mathcal{S}(i)} \gamma_{ij} \Big|_{\Delta e_y}$$

$$\text{s.t.}: \gamma_{ij} \geq a \cdot ACP_i + b$$

- ◆ The objective is to minimize gate proximity.
- ◆  $\gamma_{ij}$  is linear, we can obtain optimal ACP.

# Overall Flow





# Experiment Results: Setup


---



- ◆ Implemented in Tcl/Perl
- ◆ Industrial 45nm ASIC designs
- ◆ Calibre-WB for model based OPC/Litho
- ◆ H-Spice for timing/characterization
- ◆ Two Layout Optimizations
  - › Conventional restricted design rule (RDR) approach (CONV)
  - › Total sensitivity based layout optimization (TSDFM)

# Delay Variation

- ◆  $\Delta$ delay @best process is relatively low (around 3%)
- ◆ Up to 24% reduction in the delay difference between the fastest and the slowest process corner.



\* Average delay for entire cells

# Leakage Variation

- ◆ The local maximum leakage is decreased up to 91.9% in a cell and as much as 57.5% on average.
- ◆ Despite the small improvement of  $\Delta L$ , we can see the huge amount of improvement on leakage current.

Cell	$\Delta L$	Leakage	$\Delta L$	Leakage	Improve
	CONV		TSDFM		%
C1	-2.26	2.289E-08	-1.27	5.407E-09	85.12
C2	-1.28	5.434E-09	-0.94	4.619E-09	26.45
C3	-1.83	6.747E-09	-1.19	5.203E-09	35.13
C4	-2.90	3.082E-08	-1.08	4.940E-09	90.91
C5	-1.43	5.789E-09	-1.33	5.546E-09	7.07
C6	-1.86	6.808E-09	-0.54	3.639E-09	71.12
C7	-2.03	2.002E-08	-1.78	6.630E-09	75.78
C8	-2.76	2.917E-08	-1.18	5.178E-09	89.46
C9	-2.29	2.332E-08	-1.54	6.046E-09	82.38
C10	-2.79	2.945E-08	-2.54	2.637E-08	11.37



# Conclusions

---



- ◆ Total sensitivity (device criticality, nominal lithography proximity, process variation)
- ◆ The process sensitivity is highly correlated with the lithography induced sensitivity.
- ◆ Optimization is done by reducing the gap between the fastest and slowest delay corner. (up to 25% reduction of  $\Delta\text{delay}$  and 92% decrease of leakage)
- ◆ Future works
  - › Metal proximity & interconnect optimization
  - › S/D contact optimization

# Acknowledgments



- ◆ This work is supported in part by SRC, NSF CAREER Award, and equipment donations from Intel.

Thank You!

# Back-up slide

- ◆ Delay variation for the delay arc,  $\alpha$  due to variation,  $\Delta L_i$ :

$$\Delta d_i = \frac{\partial d}{\partial L_i} \Delta L_i \quad \longrightarrow \quad \Delta d^\alpha = \sum_i \frac{\partial d^\alpha}{\partial L_i} \Delta L_i$$

- ◆ Total delay sensitivity index,  $\Psi$ :

$$\Psi = \sum_\alpha \omega^\alpha \cdot \Delta d^\alpha = \sum_i \sum_\alpha \omega^\alpha \cdot \frac{\partial d^\alpha}{\partial L_i} \Delta L_i = \sum_i \sigma \cdot \Delta L_i$$

- ◆ The devices within the cell can be ranked.
- ◆ *Circuit induced sensitivity*  $\rightarrow \sigma$

Device $\rightarrow$ $\downarrow$ Delay Arc	$N_1$	$N_2$	$P_1$	$P_2$
$A(r) \rightarrow X(f)$	$\sigma_{N_1}^1$	$\sigma_{N_2}^1$	$\sigma_{P_1}^1$	$\sigma_{P_2}^1$
$B(r) \rightarrow X(f)$	$\sigma_{N_1}^2$	$\sigma_{N_2}^2$	$\sigma_{P_1}^2$	$\sigma_{P_2}^2$
$A(f) \rightarrow X(r)$	$\sigma_{N_1}^3$	$\sigma_{N_2}^3$	$\sigma_{P_1}^3$	$\sigma_{P_2}^3$
$B(f) \rightarrow X(r)$	$\sigma_{N_1}^4$	$\sigma_{N_2}^4$	$\sigma_{P_1}^4$	$\sigma_{P_2}^4$
Device Criticality Metric, $\gamma_i$	$\sum_\alpha \sigma_{N_1}^\alpha$	$\sum_\alpha \sigma_{N_2}^\alpha$	$\sum_\alpha \sigma_{P_1}^\alpha$	$\sum_\alpha \sigma_{P_2}^\alpha$