



University of Illinois at Chicago  
Department of **Computer  
Science**


# A Framework for Layout-Level Logic Restructuring

Hosung Leo Kim

John Lillis



# Motivation: Logical-to-Physical Disconnect




- Performance is determined largely by physical-level *Interconnect delay*.
- Problem: timing optimization at logic-level  $\neq$  actual performance.


# Past Layout-Driven Restructuring Work: Replication Based

- Basic Operations:
    - Gate Splitting
    - Fanout Partitioning;
- ⇒ Enables “Path Straightening”

- [Schabas, Brown. ISFPGA03]
- [Beraudo, Lillis. DAC03]
- [Hrkic, Lillis, Beraudo. TCAD06]
- [Chen, Cong. ISFPGA05]



(a) Inherently non-monotone paths.




(b) Timing-improved with replication and relocation of cell c.



# Limitation of Logic Replication

- While interconnect delay can be significantly reduced, the LUT-depth of a path remains unchanged.
- The LUT-depth is typically determined by a technology mapper which does not have an accurate view of critical paths.



Candidate: Remapping





# Other Work

- Redundant Wires (e.g., [Chang, Cheng, Suaris, Marek-Sadowska. DAC00])
  - *rewire connections while keeping logical equivalence.*
  - *Predictable, but optimization scope limited*
- [Lin, Jagannathan, and Cong. ISFPGA03]
  - *Remap based on placement-level timing analysis*
  - *Significant restructuring, but placement of remapped cells determined by initial placement (not simultaneous).*
- [Singh and Brown. Integration07]
  - *Shannon's expansion / precomputation*
  - *Allows late signals to skip logic levels, but relatively local in nature*





# Objectives

- Overcome limitations of basic replication (e.g., fixed LUT-depth)
- Large and flexible remapping space
- Explicitly account for placement freedom of remapped LUTs
- Tight coupling with placement




# Components of Approach (FPGA Domain)


Placement-Level  
Static Timing  
Analysis

Timing-Critical  
Fan-in Cone  
Extraction

Induce  
Replication Tree  
[Hrkic,TCAD06]






(a) Sub-circuit containing  
the slowest path



(b) Induced replication tree




# Components of Approach (cont'd)







# Remapping Example




(a) Given LUT-tree



(b) "Mini-LUT" tree after LUT-decompositions



(c) Alternative mapping



(d) Corresponding LUT-tree





# Functional Decomposition

- Simple Disjoint Functional Decomposition


- Test for decomposability
  - Ashenhurst's theorem

- Recursively decompose






# All Recursive Decompositions



# Choice Tree [Lehman, TCAD97]





# Algorithm

• **Mini-LUT Tree Mapping**


• **Fan-in Tree Embedding**  
[Hrkic,TCAD06]

• **Simultaneous Remapping  
and Embedding**



# Logic Remapping Formulation

- Formulation
  - Given a “mini-LUT” tree and arrival time at the leaves,
  - map the tree to  $K$ -input LUTs minimizing cost subject to an arrival time constraint at the root.



# Solution Signature


- $(c, a)$

- for a sub-tree rooted  $u$ , a solution is characterized by two parameters:

- cost of the embedding (and remapping) of a sub-tree.
- arrival time at  $u$ .

- **Dominance Relation**



- $(c, a)$  is not dominated by  $(c', a')$  when  $c$  is better than  $c'$  or  $a$  is better than  $a'$ .











# Solution Sets

- $S_i^J[u] = \{(c, a)\}$ 
  - $u$ : signal produced by root LUT
  - $i$ : # inputs of root LUT
  - $c$ : # LUTs in subtrees
  - $a$ : the latest among the fan-ins.
- $S_i[u]$ 
  - “finalized” solution from  $S_i^J[u]$ .
  - $c$ : # LUTs in subtrees + 1
  - $a$ : the root LUT included.
- $S[u]$ 
  - $\text{non-dominated\_sol}(S_2[b], \dots, S_k[b])$









# $S_i^J[u]$ Example



For simplicity:  
 one LUT = one unit cost  
 one LUT = one unit delay


# $S_i[u]$ and $S[u]$ Example

- $S_i[b]$




- $S[b] = \text{non-dominated\_sol}(S_2[b], \dots, S_K[b])$   
 $= \{(1,7)\}$

# Computation of $S_i^J[u]$




$i = 1$ , no collapsing of  $u$  and L  
 $i = K-1$ , no collapsing of  $u$  and R  
 Otherwise, collapsing of  $u$ , L, and R.






$K = 4$

$$S_4^J[u] = \text{join}(S[a], S_3^J[b]) \cup \text{join}(S_2^J[a], S_2^J[b]) \cup \text{join}(S_3^J[a], S[b])$$

# Remapping Algorithm Example



(a) Subject Tree



(b)  $S[a]=\{(2,8), (3,7)\}$





# Algorithms

• **Mini-LUT Tree Mapping**


• **Fan-in Tree Embedding**  
[Hrkic,TCAD06]

• **Simultaneous Remapping  
and Embedding**







# Tree Embedding [Hrkic, TCAD06]




target layout graph  
cost metrics



Embedding  
Algorithm



Solution set





# Algorithms

• Mini-LUT Tree Mapping


• Fan-in Tree Embedding  
[Hrkic,TCAD06]

• Simultaneous Remapping  
and Embedding



# Simultaneous Remapping and Embedding

- Formulation
  - Given a “mini-LUT” tree with fixed leaves and root, and arrival time at the leaves, a target layout graph
  - Simultaneously map the tree to  $K$ -input LUTs and embed.









# Solution Set $S_i^J[u][v]$

- The remapped root produces signal  $u$  and is placed at  $v$  in the target layout graph.



# Solution Set $S_i[u][v]$

- Solutions  $S_i^j[u][w]$  are finalized and drives vertex  $v$  in the target layout graph.
- Computed by shortest weight-constrained path algorithm.






# Solution Set $S[u][v]$


- $S[u][v] \leftarrow \text{non-dominated-sol}(S_2[u][v], \dots, S_K[u][v])$
- The best remapping regardless of the number of inputs at  $v$  in the target layout graph.




# Simultaneous Remapping and Embedding Example




(a)  $S_2[a][v_{23}] = \{(19,13), (20,11)\}$



(c)  $S_4[a][v_{23}] = \{(22,10)\}$



(b)  $S_2[a][v_{23}] = \{(19,13), (20,11)\}$



(c)  $S[a][v_{23}] = \{(19,13), (20,11), (22,10)\}$




# Experiment

- **Benchmarks**
  - 20 MCNC benchmark circuits
  - At least 20% white space
- **Comparisons**
  - Timing-driven VPR placer
  - Replication Tree embedder
  - Arbor embedder [Kim, GLSVLSI06]
  - Remapping embedder
- **Criteria of Interest**
  - LUT depth
  - Clock period of circuits
- **Different logic-level mappers and Stability effect of new algorithm**



# Optimization Flow




# LUT Depth Changes

	Init. ckt		New ckt	
	ckt	Crit. Path	ckt	Crit. Path
ex5p	9	8	9	7
tseng	12	12	12	11
apex4	8	8	9	8
misex3	9	8	9	8
alu4	9	9	9	8
<b>diffeq</b>	<b>14</b>	<b>14</b>	<b>13</b>	<b>10</b>
dsip	8	5	8	4
seq	8	8	9	7
apex2	10	10	10	9
<b>s298</b>	<b>16</b>	<b>16</b>	<b>14</b>	<b>13</b>

	Init. ckt		New ckt	
	ckt	Crit. Path	ckt	Crit. Path
des	8	5	8	4
bigkey	5	4	5	4
frisc	23	20	22	22
spla	10	10	10	9
elliptic	17	15	18	15
ex1010	10	10	10	9
pdc	11	10	11	8
s38417	10	10	10	8
s38584.1	10	5	10	5
<b>clma</b>	<b>15</b>	<b>14</b>	<b>14</b>	<b>13</b>

# Routed Clock Period



- Average Normalized Clock Period

	T-VPR	Repl	Arbor	Remap
Avg Delay	1	0.886	0.848	0.826


- Max reduction of REMAP vs Arbor

11.7%



# Different Logic-level Mappers and Stability Effect of Remap

- FlowMap: optimal depth.
- FlowMap-r: relaxed depth.
- ZMap: optimal depth with simultaneous area minimization.
- Praetor: minimized area.
- Daomap





# Summary

- Study of layout-level restructuring for interconnect optimization.
  - Functional Decomposition
  - Choice Tree
  - Remapping Algorithm
  - Simultaneous remapping and embedding
- Experimental Result
  - Average 17% reduction on clock period compared with T-VPR.





Thank You!

